Analog Devices Inc. HMC1190ALP6NETR
- Part No.:
- HMC1190ALP6NETR
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC1190ALP6NETR.pdf
- Description:
- IC DOWNCONVERTER 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,717
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC1190ALP6NETR from Analog Devices is a dual-channel broadband RF downconverter IC integrating fractional-N PLL, VCO, and high-linearity passive mixers for cellular infrastructure receivers. It operates from 700 MHz to 3800 MHz RF input, delivers +24 dBm typical IIP3, 8.9 dB conversion gain at 1900 MHz, 9 dB SSB noise figure, and supports both high-side and low-side LO injection. It is deployed in multiband MIMO base station diversity receivers requiring phase-synchronous frequency agility.
For engineers reviewing the HMC1190ALP6NETR datasheet, HMC1190ALP6NETR pinout, HMC1190ALP6NETR application, or HMC1190ALP6NETR equivalent, key selection criteria include its 55 dB channel-to-channel isolation, <180 fs integrated RMS jitter (1 kHz–20 MHz), Exact Frequency Mode with 0 Hz fractional error, programmable RF output phase, and independent enable/disable control of mixer and PLL/VCO blocks.
Technical Context
The HMC1190ALP6NETR implements two fully independent downconversion signal paths, each with integrated RF balun, passive mixer core, IF amplifier, and dedicated bias control (VGATE1/VGATE2). Its PLL employs a 19-bit fractional-N divider with configurable PFD up to 100 MHz and supports cascaded LO architectures via external VCO input (pins 43–44) and dual charge pump outputs.
It features dual-mode LO generation: integrated VCO (2000–4100 MHz fundamental) with on-chip divider (1, 2, 4, ..., 62), plus auxiliary differential/single-ended LO outputs (50–4100 MHz). Phase synchronization across multiple devices is enabled by output phase programming and synchronous frequency change capability without phase discontinuity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency Range | 700–3800 MHz - enables single-device coverage of GSM, LTE, WiMAX, and 4G bands without band-switching hardware. |
| IIP3 (Typical) | +24 dBm at 1900 MHz - supports high-dynamic-range receiver front-ends in dense interference environments. |
| SSB Noise Figure | 9 dB at 1900 MHz - ensures minimal degradation of system sensitivity in wideband diversity receivers. |
| Channel-to-Channel Isolation | 55 dBc - maintains signal integrity between parallel receive paths in MIMO systems. |
| Integrated RMS Jitter | <180 fs (1 kHz–20 MHz) - meets stringent timing stability requirements for digital pre-distortion (DPD) feedback loops. |
| LO Output Mute Function | Programmable - allows precise TDD timing control and eliminates LO leakage during transmit intervals. |
| Exact Frequency Mode | 0 Hz fractional frequency error - eliminates residual offset in closed-loop calibration and beamforming applications. |
Pinout & Package
Package: 6×6 mm, 40-pin leadless QFN (RoHS-compliant), exposed thermal pad (pin 41).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIF (Pins 1, 2, 3, 4, 5, 6) | IF amplifier supply | 5 V rail powering dual-channel IF amplifiers; current draw scales with IFEN state (146 mA typical when enabled). |
| VGATE1 / VGATE2 (Pins 7, 8) | Mixer core bias voltage | Adjusts passive mixer linearity and gain; sets IIP3 (e.g., +27.9 dBm at 3500 MHz USB with VGATE=5 V). |
| RF1_IN / RF2_IN (Pins 10, 11, 13, 14) | Dual single-ended RF inputs | Internally matched to 50 Ω; support simultaneous reception across two independent antenna paths. |
| IF1_OUT / IF2_OUT (Pins 16, 17, 19, 20) | Differential IF outputs | DC-coupled, 50–350 MHz bandwidth; balun losses de-embedded in gain/noise specs. |
| LO_OUT+ / LO_OUT− (Pins 32, 33) | Auxiliary differential LO output | Programmable gain (0–3), supports external LO distribution in multi-device MIMO arrays. |
| EXT_VCO+ / EXT_VCO− (Pins 43, 44) | External VCO input interface | Enables lock to external VCOs; permits hybrid LO architectures with optimized phase noise per band. |
Key Features
| Feature | Design Value |
|---|---|
| Broadband operation with no external matching | 700–3800 MHz RF input range achieved via on-die baluns and internal 50 Ω termination - eliminates discrete matching networks and reduces BOM count. |
| Independent mixer and PLL/VCO enable control | Separate CHIPEN, IF1EN/IF2EN, and LO_MIX/LO_OUT enables allow dynamic power gating per channel - cuts idle power by >90% in TDD systems. |
| Programmable RF output phase | Phase adjustment resolution ≤1° - enables coherent combining and real-time beam steering across synchronized HMC1190ALP6NETR units. |
| High-side and low-side LO injection | Supported across full RF band - provides design flexibility to avoid image interference or suppress spurs in specific band plans. |
| Two separate charge pump outputs | CP1 and CP2 drive independent loop filters for integrated and external VCOs - enables seamless switching between VCO sources without loop instability. |
Applications
| Cellular Base Station Diversity Receiver | MIMO Infrastructure Receiver |
|---|---|
|
Use Scenario: Dual-path RF front-end in LTE/WiMAX macro base stations handling simultaneous uplink signals from spatially separated antennas. IC Role / Device Role / Timing Role: Dual-channel downconverter providing phase-coherent IF outputs for digital beamforming and interference cancellation algorithms. Use Value: 55 dB channel isolation and <180 fs jitter preserve cross-channel correlation accuracy required for adaptive array processing. |
Use Scenario: Scalable 4×4 or 8×8 MIMO radio unit where multiple HMC1190ALP6NETR devices operate under synchronized LO and phase alignment. IC Role / Device Role / Timing Role: Synchronized downconversion node enabling coherent RF sampling across all receive chains. Use Value: Programmable RF output phase and Exact Frequency Mode eliminate inter-device phase drift during frequency hopping, ensuring stable beam patterns. |
| Wideband Radio Receiver | Multi-standard Basestation Transceiver |
|
Use Scenario: Software-defined radio platform supporting GSM, UMTS, LTE, and 5G NR sub-6 GHz bands within a single hardware revision. IC Role / Device Role / Timing Role: Wideband RF-to-IF converter eliminating need for band-select filters and switch matrices. Use Value: 700–3800 MHz continuous RF coverage reduces hardware variants and accelerates multi-standard certification. |
Use Scenario: Full-duplex or TDD basestation transceiver using shared LO architecture between transmit and receive paths. IC Role / Device Role / Timing Role: High-isolation downconverter with muteable LO output to prevent TX leakage into RX chain during TDD guard intervals. Use Value: Independent LO output mute control and fast 140 ns enable settling time ensure clean spectral separation in time-domain duplexing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel RF downconverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC1040LP6CE | Single-channel, 700–3000 MHz, no integrated PLL/VCO - requires external LO synthesis. | Lacks phase synchronization and Exact Frequency Mode; suitable only for non-coherent dual-receiver implementations using two separate units. | Select when cost-sensitive designs can tolerate higher board area and external LO complexity. |
| ADRF6612ACPZ-R7 | Single-channel, 700–2700 MHz, integrated fractional-N PLL/VCO, but no dual-channel integration - requires two ICs for MIMO. | No channel-to-channel isolation spec; lacks programmable RF output phase and synchronous frequency change capability. | Select when legacy ADRF6612 ecosystem compatibility is prioritized over MIMO-native coherence features. |
Compared with HMC1040LP6CE and ADRF6612ACPZ-R7, the HMC1190ALP6NETR uniquely integrates dual channels, phase-synchronous LO generation, and Exact Frequency Mode in one 6×6 mm package - reducing component count, PCB area, and inter-device timing uncertainty in scalable MIMO radios.
Availability
HMC1190ALP6NETR is available at Aetrix Electronics and suitable for multiband base station diversity receivers, MIMO infrastructure receivers, wideband SDR platforms, and multi-standard cellular transceivers requiring stable component supply and long-term industrial availability.
Supply support for HMC1190ALP6NETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, and aerospace markets with precision signal processing solutions.
The HMC1190ALP6NETR belongs to Analog Devices' Hittite Microwave RFIC product line, designed specifically for high-density, high-linearity wireless infrastructure applications demanding broadband operation, phase coherence, and integrated LO synthesis.
FAQ
What is the RF input frequency range supported by the HMC1190ALP6NETR?
The HMC1190ALP6NETR supports a continuous RF input frequency range from 700 MHz to 3800 MHz. This covers all major cellular bands including GSM, UMTS, LTE, WiMAX, and 4G, enabling single-device deployment across multiband base station receivers without external band-switching circuitry. Performance metrics such as IIP3 and noise figure are specified across this full range.
Does the HMC1190ALP6NETR support both high-side and low-side LO injection?
Yes, the HMC1190ALP6NETR supports both high-side and low-side LO injection across its entire 700–3800 MHz RF input range. This flexibility allows system designers to select the optimal LO placement to avoid image interference or suppress specific spurious responses in their target band plan, as confirmed in Table 1 sideband column and General Description.
How does the Exact Frequency Mode function in the HMC1190ALP6NETR?
The Exact Frequency Mode in the HMC1190ALP6NETR eliminates fractional frequency error to 0 Hz, ensuring precise LO synthesis without residual offset. This capability is critical for digital pre-distortion (DPD) feedback loops and beamforming applications where phase coherence across frequency hops must be preserved - a feature explicitly documented in the General Description and Table 3 notes.
What is the channel-to-channel isolation performance of the HMC1190ALP6NETR?
The HMC1190ALP6NETR achieves 55 dBc typical channel-to-channel isolation, measured with RF1 input at −5 dBm and IF2 output monitored while RF2 and IF1 are terminated in 50 Ω. This specification is validated across frequency (Figure 37) and IF bandwidth (Figure 38), making it suitable for high-fidelity MIMO and diversity receiver architectures.
Can the HMC1190ALP6NETR synchronize its RF output phase across multiple devices?
Yes, the HMC1190ALP6NETR supports programmable RF output phase and synchronous frequency changes without phase discontinuity. These features, combined with its dual charge pump outputs and external VCO interface, enable precise phase alignment across multiple HMC1190ALP6NETR units - a capability essential for scalable beamforming and coherent MIMO radio systems.
HMC1190ALP6NETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- LTE, WiMax
- Frequency:
- 700MHz ~ 3.8GHz
- Number of Mixers:
- 2
- Gain:
- 12dB
- Noise Figure:
- 9dB
- Secondary Attributes:
- Down Converter
- Current - Supply:
- 150mA
- Voltage - Supply:
- 3.3V, 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
HMC1190ALP6NETR FAQ
1.How can I place an order for HMC1190ALP6NETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC1190ALP6NETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC1190ALP6NETR reliable?
The price and inventory of HMC1190ALP6NETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC1190ALP6NETR is usually 5 days.
3.What payment methods are accepted for HMC1190ALP6NETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC1190ALP6NETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC1190ALP6NETR?
HMC1190ALP6NETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC1190ALP6NETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC1190ALP6NETR?
For technical support, including HMC1190ALP6NETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC1190ALP6NETR requirements.
6.How does Aetrix verify that HMC1190ALP6NETR is sourced from the original manufacturer or authorized distributors?
All HMC1190ALP6NETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC1190ALP6NETR meets industry standards.
7.What is the process for return or replacement of HMC1190ALP6NETR?
All HMC1190ALP6NETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC1190ALP6NETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC1190ALP6NETR part is unused and in its original packaging.
Return procedure for HMC1190ALP6NETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC1190ALP6NETR Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

