My Inquiry
My Account
Analog Devices Inc. HMC1190LP6GETR
- Part No.:
- HMC1190LP6GETR
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC1190LP6GETR.pdf
- Description:
- IC DOWNCONVERTER SGL 40-QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC1190LP6GETR from Analog Devices (formerly Hittite Microwave) is a dual-channel broadband RF downconverting mixer IC with integrated fractional-N PLL and VCO, designed for high-linearity receiver front-ends in multi-standard cellular infrastructure. It operates across 700–3500 MHz RF input, delivers +24 dBm input IP3, 9 dB SSB noise figure, and 8.9 dB power conversion gain, enabling use in LTE/WiMAX/4G MIMO basestations.
For engineers reviewing the HMC1190LP6GETR datasheet, HMC1190LP6GETR pinout, HMC1190LP6GETR application, or HMC1190LP6GETR equivalent, key selection criteria include its dual-channel isolation (55 dBc), programmable RF output phase synchronization, exact-frequency mode (0 Hz fractional error), and support for both high-side and low-side LO injection without external matching.
Technical Context
The HMC1190LP6GETR integrates two independent passive mixer cores with on-chip RF/LO baluns, wideband limiting LO amplifiers, and a fully featured fractional-N PLL with dual charge pump outputs-enabling simultaneous optimization of internal and external VCO loop filters. Its architecture supports seamless switching between integrated and external VCOs for cascaded MIMO LO distribution.
It features independent enable/disable control for each mixer and PLL/VCO block, configurable LO output mute, and VGATE-bias-adjustable linearity/noise trade-off. The device achieves <180 fs RMS jitter (1 kHz–20 MHz) and −227 dBc/Hz PLL FOM in fractional mode, with LO and mixer noise floors of −165 dBc/Hz and −161 dBc/Hz respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency Range | 700–3500 MHz: Enables single-device coverage of GSM, 3G, LTE, WiMAX, and 4G bands without band-switching hardware. |
| Input IP3 (Typ.) | +24 dBm: Supports high-dynamic-range reception in dense interference environments like urban macrocells. |
| SSB Noise Figure (Typ.) | 9 dB: Maintains system sensitivity in diversity receivers where cascaded NF dominates link budget. |
| Channel-to-Channel Isolation | 55 dBc: Ensures minimal crosstalk between parallel receive paths in MIMO and beamforming architectures. |
| Integrated PLL/VCO Range | 2000–4100 MHz VCO fundamental: Covers full LO range needed for 700–3500 MHz RF downconversion with integer/fractional division. |
| Phase Detector Max Rate | 100 MHz: Allows high-reference-frequency operation to minimize in-band phase noise and simplify loop filter design. |
| Package | 6×6 mm leadless QFN (40-pin): RoHS-compliant surface-mount package with thermal pad for 2.34 W typical dissipation. |
Pinout & Package
Package: 6×6 mm, 40-pin leadless QFN with exposed thermal pad (EP). Pin numbering follows standard QFN convention (pin 1 marked by dot, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RF1, RF2 | Dual RF input ports | Single-ended 50 Ω matched inputs; support simultaneous dual-band or diversity reception. |
| IF1P/IF1N, IF2P/IF2N | Differential IF outputs | DC-coupled differential outputs (50 Ω) with de-embedded balun loss; require external AC coupling if DC blocking needed. |
| LO_IN, LO_OUT | Differential LO interface | LO_IN accepts external LO; LO_OUT provides differential LO signal for slave devices or cascaded architectures. |
| VGATE1, VGATE2 | Mixer core bias control | Analog voltage (4.5–5.2 V) setting passive mixer transconductance-directly tunes IP3, gain, and NF trade-off. |
| CHIPEN, IF1EN, IF2EN | Power enable controls | CMOS logic inputs enabling/disabling entire chip or individual channels; settling times ≤140 ns for TDD operation. |
| VDDCP, VDDLS, VCC1/2, etc. | Multi-rail power supplies | Separate 5 V (VDDCP, VCC1/2, VBIASIF, LOBIAS) and 3.3 V (LOVDD, DVDD3V) rails isolate analog/PLL domains for noise suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Broadband no-matching operation | 700–3500 MHz RF input with internal 50 Ω matching eliminates external matching networks and layout tuning. |
| Programmable RF output phase | Enables sub-degree phase alignment across multiple HMC1190LP6GETR units for coherent beamforming and digital pre-distortion stability. |
| Exact Frequency Mode | Delivers zero-Hz fractional frequency error-critical for carrier-aggregation and adjacent-channel rejection in wideband receivers. |
| Dual independent charge pumps | Supports concurrent loop filtering for integrated and external VCOs, enabling flexible MIMO LO tree topologies without reconfiguration. |
| LO output mute function | Hardware-controlled LO blanking during TDD guard intervals reduces self-interference and improves receiver settling. |
Applications
| Multiband Cellular BTS Diversity Receiver | MIMO Infrastructure Receiver |
|---|---|
Use Scenario: Dual-polarized antenna pair feeding independent RF chains in LTE-Advanced base station. IC Role / Device Role / Timing Role: Dual-channel downconverter providing simultaneous I/Q conversion of two spatial streams with synchronized LO phase. Use Value: 55 dBc channel isolation prevents cross-polar interference; programmable phase enables calibration-free beam steering. |
Use Scenario: 4×4 MIMO radio unit requiring four synchronized downconversion paths across 700–2700 MHz bands. IC Role / Device Role / Timing Role: One HMC1190LP6GETR per dual-channel pair, with external VCO input and LO_OUT cascading to adjacent units. Use Value: Dual charge pumps allow independent loop bandwidths; Exact Frequency Mode ensures identical center frequencies across all channels. |
| Wideband Radio Receiver | Multiband Basestation Repeater |
Use Scenario: Software-defined radio front-end covering 700–3500 MHz with adaptive modulation and bandwidth. IC Role / Device Role / Timing Role: Primary broadband downconverter with fractional-N PLL enabling agile frequency hopping and channel reconfiguration. Use Value: 100 MHz max phase detector rate supports fast lock times; high IP3 maintains linearity across wide instantaneous bandwidths. |
Use Scenario: In-building repeater amplifying uplink/downlink signals across multiple cellular standards simultaneously. IC Role / Device Role / Timing Role: Downconverter in receive path with high-side/low-side LO injection flexibility to avoid image interference in constrained spectrum. Use Value: No external matching simplifies compact PCB layout; 9 dB noise figure preserves uplink sensitivity despite cascaded gain stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel RF downconverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC1040LP6CE | Single-channel, no integrated PLL/VCO; requires external LO source and loop filter. | Limited to non-synchronized single-path receivers; lacks phase synchronization and Exact Frequency Mode. | Select when cost, power, or board space constraints eliminate need for integrated synthesis and dual-channel operation. |
| ADRF6612 | Single-channel, integrated PLL/VCO, 700–2700 MHz RF range; lower IP3 (+21 dBm) and higher NF (10.5 dB). | Suitable for lower-tier basestations or point-to-point radios where dual-channel isolation is not required. | Choose when footprint and supply simplicity outweigh dual-channel performance and wider RF bandwidth. |
Compared with HMC1190LP6GETR, the HMC1040LP6CE removes synthesis complexity but sacrifices MIMO scalability, while the ADRF6612 offers tighter integration at reduced RF bandwidth and linearity-making HMC1190LP6GETR optimal for high-performance, scalable infrastructure receivers.
Availability
HMC1190LP6GETR is available at Aetrix Electronics and suitable for multiband cellular basestations, MIMO infrastructure receivers, and wideband software-defined radios requiring stable component supply and long-term lifecycle support.
Supply support for HMC1190LP6GETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and continues to support its high-frequency RFIC portfolio for communications infrastructure.
The HMC1190LP6GETR belongs to Hittite's high-linearity, broadband transceiver IC product line-designed specifically for next-generation wireless basestation receivers demanding wide instantaneous bandwidth, ultra-low phase noise, and scalable MIMO architecture support.
FAQ
What is the RF input frequency range supported by the HMC1190LP6GETR?
The HMC1190LP6GETR supports an RF input frequency range of 700–3500 MHz. This broadband capability enables single-device coverage across GSM, 3G, LTE, WiMAX, and early 4G bands without external matching components or band-switching circuitry-reducing bill-of-materials and layout complexity in multistandard basestations.
Does the HMC1190LP6GETR support both high-side and low-side LO injection?
Yes, the HMC1190LP6GETR supports both high-side and low-side LO injection across its entire 700–3500 MHz RF input range. This flexibility allows designers to avoid image interference in congested spectrum environments and simplifies frequency planning in repeaters and wideband receivers-without requiring changes to external circuitry or layout.
What is the significance of "Exact Frequency Mode" in the HMC1190LP6GETR?
Exact Frequency Mode in the HMC1190LP6GETR eliminates fractional frequency error (0 Hz residual offset), ensuring precise center frequency placement critical for carrier aggregation, adjacent-channel rejection, and digital pre-distortion loop stability. This feature is enabled via register configuration and does not require external calibration or trimming.
How does the HMC1190LP6GETR achieve phase synchronization across multiple units?
The HMC1190LP6GETR achieves phase synchronization through its programmable RF output phase feature and output phase synchronous frequency change capability. When multiple HMC1190LP6GETR devices share a common reference clock and are configured with identical N-divider settings, their RF outputs maintain deterministic phase relationships-enabling scalable beamforming and coherent MIMO processing.
What power supply configurations are required for full functionality of the HMC1190LP6GETR?
The HMC1190LP6GETR requires separate 5 V supplies (VDDCP, VCC1/2, VBIASIF, LOBIAS) and 3.3 V supplies (LOVDD, DVDD3V, VCCHF) to isolate PLL, LO, IF, and mixer domains. Typical total supply current is 2.34 W at 25°C, with VGATE1/2 bias set to 4.8 V for balanced linearity and noise performance-adjustable via external DAC or resistor divider.
HMC1190LP6GETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- LTE, WiMax
- Frequency:
- 700MHz ~ 3.5GHz
- Number of Mixers:
- 2
- Gain:
- 8dB
- Noise Figure:
- 9dB
- Secondary Attributes:
- Down Converter
- Current - Supply:
- 160mA
- Voltage - Supply:
- 3.3V, 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
HMC1190LP6GETR FAQ
1.How can I place an order for HMC1190LP6GETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC1190LP6GETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC1190LP6GETR reliable?
The price and inventory of HMC1190LP6GETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC1190LP6GETR is usually 5 days.
3.What payment methods are accepted for HMC1190LP6GETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC1190LP6GETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC1190LP6GETR?
HMC1190LP6GETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC1190LP6GETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC1190LP6GETR?
For technical support, including HMC1190LP6GETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC1190LP6GETR requirements.
6.How does Aetrix verify that HMC1190LP6GETR is sourced from the original manufacturer or authorized distributors?
All HMC1190LP6GETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC1190LP6GETR meets industry standards.
7.What is the process for return or replacement of HMC1190LP6GETR?
All HMC1190LP6GETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC1190LP6GETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC1190LP6GETR part is unused and in its original packaging.
Return procedure for HMC1190LP6GETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC1190LP6GETR Tags
-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated
-
ADEX-10+
Mini-Circuits
-
ADE-2+
Mini-Circuits
-
ADE-1+
Mini-Circuits
-
LT5560EDD#PBF
Analog Devices Inc.
-
LT5560EDD#TRPBF
Analog Devices Inc.
-
LTC5562IUC#TRPBF
Analog Devices Inc.
-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated
-
ADE-1ASK+
Mini-Circuits
-
ADE-1L+
Mini-Circuits
-
ADL5350ACPZ-R7
Analog Devices Inc.
-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
