Analog Devices Inc. HMC622LP4ETR
- Part No.:
- HMC622LP4ETR
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
HMC622LP4ETR.pdf
- Description:
- IC MIXER DBL-BAL W/AMP 24-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,569
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC622LP4ETR from Analog Devices (formerly Hittite Microwave) is a GaAs MMIC mixer IC with integrated IF and LO amplifiers, designed for RF upconversion and downconversion in 1.8–3.9 GHz systems. It delivers +23 dBm input IP3, 9 dB typical conversion gain (downconverter mode), and operates with only +3 dBm LO drive. It serves as the core signal translation element in compact transceivers for WiMAX, WCDMA, and PCS infrastructure.
For engineers reviewing the HMC622LP4ETR datasheet, HMC622LP4ETR pinout, HMC622LP4ETR application, or HMC622LP4ETR equivalent, key selection criteria include its high linearity at low LO power, dual-mode operation capability, 4×4 mm QFN package with exposed paddle, and integrated amplification eliminating external gain stages in IF/LO paths.
Technical Context
The HMC622LP4ETR implements a double-balanced mixer core with monolithically integrated LO amplifier and IF amplifier on a single GaAs die. Its architecture supports both upconversion and downconversion without reconfiguration, maintaining ≥27 dB LO-to-RF isolation and ≤10 dB noise figure across 200–550 MHz IF bandwidth.
It requires +5 V bias on VddIF and BIAS pins, draws 175–220 mA total supply current, and operates over –40°C to +85°C. All RF, LO, and IF ports are 50 Ω matched; DC blocking capacitors are required externally on MIXLO and LO pins, while IFIN uses an internal 51 nH inductor to ground.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF/LO Frequency Range | 1.8–3.9 GHz - Enables direct use in PCS, WCDMA, and WiMAX bands without external filtering or tuning. |
| IF Frequency Range | 200–550 MHz - Supports standard IF architectures including 468 MHz SSB receivers and 250 MHz baseband interfaces. |
| Input IP3 (Downconv.) | +23 dBm - Delivers high linearity in crowded spectral environments like multi-carrier base station receivers. |
| Conversion Gain | 9 dB typ. (downconv.), 12 dB max (upconv.) - Reduces need for external IF amplification, simplifying signal chain design. |
| LO Drive Level | 0 to +6 dBm - Compatible with low-power synthesizers, lowering system power consumption and heat generation. |
| LO-to-RF Isolation | 33 dB typ. - Minimizes LO leakage into antenna path, easing front-end filter requirements and improving EVM. |
| Noise Figure (SSB) | 10 dB @ 468 MHz IF - Maintains receiver sensitivity in high-performance wireless infrastructure applications. |
| Supply Current | 175–220 mA @ +5 V - Enables predictable thermal management in dense RF module layouts. |
Pinout & Package
The HMC622LP4ETR is housed in a 24-lead, 4×4 mm RoHS-compliant QFN package with exposed ground paddle. All ground leads and the paddle must be soldered to PCB RF ground per Hittite Application Note land pattern guidance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2,4,5,6,8,11,14,15,19,20,22–24 | N/C | No connection; may be tied to RF ground without performance impact. |
| 3 | RF | DC-coupled 50 Ω RF port; primary RF signal path for up/downconversion. |
| 7 | IFIN | 50 Ω IF input with internal 51 nH inductor to ground; enables DC-coupled IF injection. |
| 9 | CAP | AC ground node requiring 0.01 μF external bypass capacitor for low-frequency stability. |
| 10 | MIXIF | DC-coupled IF output; must not source/sink >18 mA to prevent malfunction or damage. |
| 12 | IFOUT | AC-coupled 50 Ω IF output; requires external series capacitor for DC blocking if needed. |
| 13 | VddIF | Power supply for integrated IF amplifier; requires choke inductor and bypass capacitor. |
| 16 | MIXLO | DC-coupled 50 Ω LO input to mixer core; requires external DC blocking capacitor. |
| 17 | GND | Package backside exposed ground paddle; mandatory connection to PCB ground plane. |
| 18 | BIAS | Power supply and RF output of integrated LO amplifier; requires three external bypass caps. |
| 21 | LO | DC-coupled 50 Ω LO input to LO amplifier; requires external DC blocking capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LO amplifier | Eliminates external LO buffer stage, reducing component count and board area in transceiver designs. |
| Integrated IF amplifier | Provides gain directly at IF output, enabling direct interface to ADCs or demodulators without intermediate amplification. |
| +23 dBm Input IP3 | Supports high-dynamic-range reception in multi-carrier base stations and repeaters under strong interferer conditions. |
| +3 dBm nominal LO drive | Reduces LO synthesizer output power requirement, lowering system power and simplifying frequency planning. |
| 24-lead 4×4 mm QFN | Enables high-density RF module integration with standardized land pattern and thermal via compatibility. |
| –40°C to +85°C operation | Validated for outdoor and industrial wireless infrastructure deployments without derating. |
Applications
| PCS Base Station Receiver | WiMAX Transmitter |
|---|---|
Use Scenario: Downconverting 1.9–2.0 GHz PCS signals to 250 MHz IF in macrocell base station receive chains. IC Role / Device Role / Timing Role: Core RF-to-IF signal translation element with integrated IF amplification and high IP3 linearity. Use Value: +23 dBm IP3 ensures robust adjacent channel rejection in multi-carrier deployments; 9 dB conversion gain reduces cascaded noise figure. | Use Scenario: Upconverting 250 MHz IF signals to 3.5 GHz WiMAX band in outdoor CPE transmitter modules. IC Role / Device Role / Timing Role: High-efficiency RF synthesis block delivering 12 dB conversion gain and low LO leakage. Use Value: 33 dB LO-to-RF isolation minimizes spectral regrowth; +3 dBm LO drive lowers synthesizer complexity and power draw. |
| WCDMA Repeater | TD-SCDMA Infrastructure |
Use Scenario: Bidirectional signal translation in in-building repeaters covering 2.1 GHz WCDMA uplink/downlink bands. IC Role / Device Role / Timing Role: Dual-mode mixer supporting simultaneous up/downconversion with shared LO path. Use Value: Single-device solution reduces BOM cost and layout area; 200–550 MHz IF range accommodates multiple channel plans. | Use Scenario: IF-stage mixing in TD-SCDMA Node B transceivers operating at 1.88–2.025 GHz RF band. IC Role / Device Role / Timing Role: High-linearity, low-noise mixer with integrated amplifiers for compact remote radio head designs. Use Value: 10 dB noise figure preserves uplink sensitivity; 4×4 mm QFN enables thermal-efficient placement near power amplifiers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF mixer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC1040LP4E | Wider RF range (1.7–4.2 GHz), higher +26 dBm IP3, but requires +13 dBm LO drive. | Better suited for ultra-high-linearity 4G/LTE macro base stations where LO power is readily available. | Select HMC1040LP4E when IP3 >+24 dBm is mandatory and LO drive headroom exists; otherwise HMC622LP4ETR offers superior LO efficiency. |
| ADL5801ACPZ-R7 | Lower frequency range (100–6000 MHz), no integrated LO/IF amps, 12 dB conversion loss (not gain), +22 dBm IP3. | Requires external LO buffering and IF amplification; better for wideband test equipment than compact infrastructure radios. | Choose ADL5801ACPZ-R7 for wideband lab instrumentation; HMC622LP4ETR is preferred for space-constrained, gain-critical wireless infrastructure. |
Compared with HMC1040LP4E and ADL5801ACPZ-R7, the HMC622LP4ETR uniquely balances high IP3 (+23 dBm), integrated gain (9 dB), and ultra-low LO drive (+3 dBm) in a single 4×4 mm package-making it optimal for power- and area-sensitive 3G/4G small cells and repeaters.
Availability
HMC622LP4ETR is available at Aetrix Electronics and suitable for PCS infrastructure, WiMAX CPE, and WCDMA repeater designs requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.
Supply support for HMC622LP4ETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF product portfolio for communications infrastructure and defense applications.
The HMC622LP4ETR belongs to Hittite's high-IP3 GaAs MMIC mixer family, engineered specifically for compact, high-linearity transceivers in 3G/4G wireless infrastructure where LO efficiency and integration reduce system-level complexity.
FAQ
What is the recommended LO drive level for optimal performance of the HMC622LP4ETR?
The HMC622LP4ETR achieves best linearity and conversion gain with +3 dBm LO drive, though it operates across 0 to +6 dBm. At +3 dBm, input IP3 reaches +23 dBm and conversion gain is 9 dB in downconverter mode. Deviating beyond this range increases distortion or reduces gain; the datasheet specifies +3 dBm as the nominal condition for all typical performance curves. Always verify LO drive with a calibrated source when characterizing the HMC622LP4ETR in your application.
Does the HMC622LP4ETR support both upconversion and downconversion without hardware changes?
Yes, the HMC622LP4ETR supports both upconversion and downconversion modes using the same pinout and biasing. The functional diagram and application circuits confirm identical RF, LO, and IF port assignments in both configurations. No external component rework or PCB modification is needed-only signal routing and LO/IF source configuration differ. This dual-mode capability is explicitly stated in the General Description and validated in evaluation boards 119242 (upconverter) and 119328 (downconverter).
What is the purpose of the CAP pin (Pin 9) on the HMC622LP4ETR?
The CAP pin (Pin 9) on the HMC622LP4ETR serves as an AC ground reference requiring a 0.01 μF external capacitor to PCB ground. It stabilizes internal bias nodes at low frequencies and suppresses low-frequency oscillation or drift. The datasheet mandates this capacitor in both upconverter and downconverter application circuits. Omitting it risks degraded noise figure, gain flatness, or instability below 100 MHz-critical for broadband IF interfaces in WiBro and TD-SCDMA systems using the HMC622LP4ETR.
How is thermal management handled for the HMC622LP4ETR in continuous operation?
The HMC622LP4ETR uses a 4×4 mm QFN package with an exposed ground paddle (Pin 17) that must be soldered to a thermally robust PCB ground plane. Its thermal resistance is 67.2 °C/W (junction-to-ground paddle), and maximum continuous dissipation at 85°C is 0.97 W, derating by 14.9 mW/°C above that. For reliable operation, designers must use ≥6 thermal vias under the paddle, connect all ground leads, and ensure ≥1 cm² copper area. These requirements are specified in the Absolute Maximum Ratings and Outline Drawing sections for the HMC622LP4ETR.
Is the HMC622LP4ETR pin-compatible with earlier Hittite mixer variants like HMC622LP4?
Yes, the HMC622LP4ETR is pin-compatible with the non-RoHS HMC622LP4, sharing identical 24-lead 4×4 mm footprint, pin numbering, and electrical functionality. The only differences are RoHS compliance (100% matte Sn finish vs. Sn/Pb), MSL1 rating with 260°C peak reflow (vs. 235°C), and updated package marking "H622". All application circuits, evaluation boards, and layout guidelines apply interchangeably. This backward compatibility is confirmed in the Package Information table for both HMC622LP4 and HMC622LP4E variants.
HMC622LP4ETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- WiMAX / WiBro
- Frequency:
- 1.8GHz ~ 3.9GHz
- Number of Mixers:
- 1
- Gain:
- 9dB
- Noise Figure:
- 10dB
- Secondary Attributes:
- Up/Down Converter
- Current - Supply:
- 175mA
- Voltage - Supply:
- 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
HMC622LP4ETR FAQ
1.How can I place an order for HMC622LP4ETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC622LP4ETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC622LP4ETR reliable?
The price and inventory of HMC622LP4ETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC622LP4ETR is usually 5 days.
3.What payment methods are accepted for HMC622LP4ETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC622LP4ETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC622LP4ETR?
HMC622LP4ETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC622LP4ETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC622LP4ETR?
For technical support, including HMC622LP4ETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC622LP4ETR requirements.
6.How does Aetrix verify that HMC622LP4ETR is sourced from the original manufacturer or authorized distributors?
All HMC622LP4ETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC622LP4ETR meets industry standards.
7.What is the process for return or replacement of HMC622LP4ETR?
All HMC622LP4ETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC622LP4ETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC622LP4ETR part is unused and in its original packaging.
Return procedure for HMC622LP4ETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC622LP4ETR Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
