Analog Devices Inc. HMC702LP6CETR
- Part No.:
- HMC702LP6CETR
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC702LP6CETR.pdf
- Description:
- IC SYNTHESIZER W/SWEEPER 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,199
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC702LP6CETR from Analog Devices (formerly Hittite Microwave) is a SiGe BiCMOS fractional-N phase-locked loop synthesizer designed for high-frequency RF signal generation in microwave systems. It features a 14 GHz 16-bit RF N-divider, 24-bit delta-sigma modulator, ultra-low phase noise (−98 dBc/Hz @ 20 kHz offset, fractional mode), and supports both fractional and integer-N operation with 6 Hz typical frequency step resolution.
For engineers reviewing the HMC702LP6CETR datasheet, HMC702LP6CETR pinout, HMC702LP6CETR application, or HMC702LP6CETR equivalent, key selection considerations include its 14 GHz max RF input capability, integrated cycle slip prevention for fast settling, reference spurs < −90 dBc typ, and support for dual reference inputs (square wave and sinusoidal) up to 250 MHz.
Technical Context
The HMC702LP6CETR implements a fixed divide-by-2 followed by an 8 GHz 16-bit RF N-divider and a 24-bit delta-sigma modulator, enabling fine frequency resolution down to 6 Hz. Its digital phase-frequency detector (PFD) supports programmable gain and cycle-slip prevention, reducing frequency hop time by ~50% versus conventional PFDs.
It integrates dual reference path buffers (XREFP for square wave, XSIN for sine), a 14-bit R-divider (1–16,383), and auxiliary clock generation via GPO pins. The device operates with separate +3.3 V analog/digital supplies and +5 V analog charge pump/phase detector supplies, and includes on-chip temperature sensing (±10 °C accuracy).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max RF Input Frequency | 14 GHz at 3.3 V - enables direct synthesis up to Ku-band without external prescaling |
| N-Divider Range (Fractional) | 72–131,062 - supports wide output frequency coverage with dynamic ±4-step modulation |
| R-Divider Range | 1–16,383 - allows flexible reference scaling up to 250 MHz input |
| Phase Noise (12 GHz, Frac) | −98 dBc/Hz @ 20 kHz offset - enables wide loop bandwidths for fast frequency hopping |
| Reference Spurs | −90 dBc typ - minimizes interference in sensitive receiver front-ends |
| Charge Pump Current Range | 125 µA to 4 mA in 125 µA steps - supports precise loop filter design across diverse VCO gains |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial and automotive radar environments |
Pinout & Package
40-pin, 6 × 6 mm QFN package with exposed thermal paddle (36 mm² footprint); RoHS-compliant, reflow-compatible (260 °C peak).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCPRS, VCCHF, RVDD | Analog supply rails | +3.3 V supplies for RF prescaler, HF section, and reference path - require local low-noise decoupling |
| VPPCP, VDDPD, VDDPDV | +5 V analog supplies | Power domains for charge pump, phase detector, and VCO-path detector - isolated ground returns (GNDCP, GNDPD, GNDPDV) mandatory |
| XREFP / XSIN | Reference input ports | Dual-input architecture: XREFP for CMOS/CML square wave; XSIN for 50 Ω AC-coupled sine - only one active per design |
| CP | Charge pump output | Differential current source driving external loop filter - requires matched impedance and minimal parasitic capacitance |
| GPO1–GPO3 | General-purpose outputs | Configurable real-time monitoring of prescaler, reference divider, lock detect, or ΔΣ modulator state - tristate-capable |
| RSTB | Active-low reset | Asynchronous hardware reset requiring > Tref low pulse - critical for deterministic power-up initialization |
Key Features
| Feature | Design Value |
|---|---|
| Cycle Slip Prevention (CSP) | Reduces frequency settling time by ~50% vs. standard PFDs - essential for FMCW radar chirp agility |
| Dual Reference Input Buffers | Independent low-noise paths for square wave (XREFP) and sine (XSIN) sources - eliminates need for external buffer selection |
| Integrated Linear Sweeper | Hardware-accelerated frequency chirps with programmable dwell, polarity, and trigger source - offloads MCU in phased-array beam steering |
| On-Chip Temperature Sensor | 3-bit readout (−32 °C to +82 °C, ±10 °C accuracy) - enables closed-loop thermal compensation of VCO drift |
| GPO Flexibility | 7 selectable output modes including prescaler output, lock window, and ΔΣ phase accumulator - simplifies debug and system synchronization |
Applications
| Automotive Radar (77 GHz) | FMCW Sensors |
|---|---|
Use Scenario: Generating linear frequency ramps for 77 GHz ADAS radar transceivers with sub-microsecond hop timing. IC Role / Device Role / Timing Role: Core PLL synthesizer providing ultra-stable, low-spur 7–8 GHz LO to drive upconverter; CSP ensures < 1 µs settling between chirp segments. Use Value: Enables 0.1° azimuth resolution in compact ECU designs by minimizing phase noise floor and reference spurs near VCO harmonics. |
Use Scenario: Precision distance measurement in industrial level sensors using 24 GHz FMCW sweeps. IC Role / Device Role / Timing Role: Fractional-N PLL generating 24.125 GHz output with 100 kHz sweep linearity; GPO1 monitors prescaler output for real-time chirp validation. Use Value: Achieves ±0.5 mm ranging accuracy over 10 m range due to −221 dBc/Hz normalized phase noise and < −90 dBc reference spurs. |
| Phased-Array Communication Systems | 5G Base Station Test Equipment |
Use Scenario: Beamforming LO distribution across 64-element mmWave antenna arrays requiring synchronized frequency agility. IC Role / Device Role / Timing Role: Master PLL with auxiliary clock generation (GPO-driven) feeding distributed VCOs; R-divider enables 100 MHz reference locking to system clock. Use Value: Eliminates inter-element phase skew through deterministic lock detection (LD_SDO) and simultaneous sweep triggering across multiple HMC702LP6CETR units. |
Use Scenario: Signal generator module in 5G NR FR2 test equipment requiring rapid frequency switching across 24–40 GHz bands. IC Role / Device Role / Timing Role: High-speed synthesizer core supporting 50 MHz PFD and 14 GHz N-divider - paired with HMC582/HMC584 VCOs for full band coverage. Use Value: Delivers < 100 µs channel switch time and −105 dBc/Hz @ 10 kHz phase noise - meets 3GPP conformance mask for EVM-sensitive OFDM signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4371BCPZ | Integrated VCO (6.39–12.78 GHz), SPI interface only, no GPO monitoring; higher integration but lower max RF input (12.78 GHz vs. 14 GHz) | Suitable for compact SDR transceivers where board space limits discrete VCO use; lacks prescaler output visibility | Choose ADF4371BCPZ when integrating VCO saves layout complexity and 12.78 GHz max output suffices. |
| LMS8001-Q48 | RFSoC architecture with integrated ADC/DAC, 4.5 GHz max PLL output, software-defined configuration; no standalone RF prescaler | Targeted at reconfigurable wireless platforms (e.g., LTE/5G small cells) needing baseband + RF co-processing | Choose LMS8001-Q48 when system-level flexibility and multi-standard support outweigh raw RF frequency range. |
Compared with ADF4371BCPZ and LMS8001-Q48, the HMC702LP6CETR delivers superior RF frequency reach (14 GHz), hardware-level sweep control, and real-time prescaler monitoring - making it optimal for demanding radar and test instrumentation where deterministic analog performance is non-negotiable.
Availability
HMC702LP6CETR is available at Aetrix Electronics and suitable for automotive radar, FMCW sensors, phased-array communication systems, and 5G test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for HMC702LP6CETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF product portfolio, specializing in precision analog, RF, and microwave ICs for defense, communications, and instrumentation markets.
The HMC702LP6CETR belongs to the Hittite PLL family engineered for ultra-low phase noise and fast-settling frequency synthesis in microwave infrastructure - targeting applications where spectral purity and timing determinism directly impact system-level SNR and resolution.
FAQ
What is the maximum RF input frequency supported by the HMC702LP6CETR?
The HMC702LP6CETR supports a maximum RF input frequency of 14 GHz at 3.3 V supply, verified per Table 1 Prescaler Characteristics. This enables direct interfacing with Ku-band VCOs without external prescaling, preserving phase noise integrity and simplifying signal chain design in radar and test equipment applications where the HMC702LP6CETR serves as the primary frequency synthesis engine.
Does the HMC702LP6CETR support both fractional-N and integer-N modes?
Yes, the HMC702LP6CETR operates in both fractional-N and integer-N modes, with confirmed specifications including −98 dBc/Hz phase noise @ 20 kHz offset in fractional mode and −103 dBc/Hz in integer mode (12 GHz VCO, 50 MHz reference). Mode selection is controlled via register configuration, and the device's 24-bit delta-sigma modulator enables 6 Hz typical frequency step resolution in fractional mode - a key capability documented in the HMC702LP6CETR datasheet.
How does the Cycle Slip Prevention (CSP) feature improve performance in the HMC702LP6CETR?
The Cycle Slip Prevention (CSP) feature in the HMC702LP6CETR reduces frequency settling time by approximately 50% compared to conventional PFDs by dynamically adjusting PFD gain and preventing erroneous phase comparisons during large frequency hops. This is validated in the "Cycle Slip Prevention" plot (Page 6), where CSP ON achieves sub-microsecond lock from 5200 MHz to 3950 MHz - critical for FMCW radar and agile test equipment relying on the HMC702LP6CETR for rapid, deterministic frequency transitions.
What are the reference input options for the HMC702LP6CETR?
The HMC702LP6CETR provides two dedicated reference input paths: XREFP accepts square-wave inputs (CML/CMOS) up to 250 MHz, while XSIN accepts sinusoidal 50 Ω inputs (0 dBm typical) with superior phase noise floor (≈−159 dBc/Hz). Only one path should be enabled per design; the sine path is recommended for lowest in-band phase noise, and configuration is done via registers rfp_buf_sin_en and rfp_buf_sq_en - both options are fully specified and validated in the HMC702LP6CETR electrical characteristics tables.
Is the HMC702LP6CETR pin-compatible with other Hittite PLLs like the HMC703LP6CE?
No, the HMC702LP6CETR is not pin-compatible with the HMC703LP6CE. While both are 40-pin 6×6 mm QFN devices, their pin functions differ significantly: the HMC702LP6CETR uses pins 23–25 for GPO1–GPO3 with configurable modes, whereas the HMC703LP6CE assigns those pins to different control and diagnostic functions. Pin compatibility is not claimed in any official documentation for the HMC702LP6CETR, and layout reuse requires full schematic and footprint validation against the HMC702LP6CETR-specific pinout table (Page 5).
HMC702LP6CETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 14GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
HMC702LP6CETR FAQ
1.How can I place an order for HMC702LP6CETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC702LP6CETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC702LP6CETR reliable?
The price and inventory of HMC702LP6CETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC702LP6CETR is usually 5 days.
3.What payment methods are accepted for HMC702LP6CETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC702LP6CETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC702LP6CETR?
HMC702LP6CETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC702LP6CETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC702LP6CETR?
For technical support, including HMC702LP6CETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC702LP6CETR requirements.
6.How does Aetrix verify that HMC702LP6CETR is sourced from the original manufacturer or authorized distributors?
All HMC702LP6CETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC702LP6CETR meets industry standards.
7.What is the process for return or replacement of HMC702LP6CETR?
All HMC702LP6CETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC702LP6CETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC702LP6CETR part is unused and in its original packaging.
Return procedure for HMC702LP6CETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC702LP6CETR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

