Analog Devices Inc. HMC759LP3ETR
- Part No.:
- HMC759LP3ETR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Attenuators
- Package:
- -
- Datasheet:
-
HMC759LP3ETR.pdf
- Description:
- HMC759 - DATT, .25DB LSB
- Quantity:
- Payment:

- Shipping:

Inventory:38,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC759LP3ETR from Analog Devices (formerly Hittite Microwave) is a 7-bit BiCMOS MMIC digital RF attenuator with 0.25 dB LSB resolution, operating from 10 MHz to 300 MHz. It delivers 31.75 dB attenuation range, ±0.25 dB step accuracy, and +40 dBm input IP3, serving as a precision gain-control element in IF/RF signal chains for cellular infrastructure and test equipment.
For engineers reviewing the HMC759LP3ETR datasheet, HMC759LP3ETR pinout, HMC759LP3ETR application, or HMC759LP3ETR equivalent, this part supports serial SPI-compatible control, user-selectable power-up states, near-DC operation with external AC-ground capacitors, and operates from a single +5 V supply in a compact 3×3 mm QFN package.
Technical Context
The HMC759LP3ETR implements a 7-bit serial-controlled attenuation matrix using BiCMOS process technology, enabling precise 0.25 dB steps across its full 31.75 dB range. Its RF path is DC-coupled with on-chip matching to 50 Ω, requiring external blocking capacitors at RF1/RF2 and AC-ground (ACG) terminals.
Control is handled via a 3-wire CMOS/TTL-compatible interface (SERIN, CLK, LE), supporting MSB-first serial loading with programmable power-up states determined by PUP1/PUP2 logic levels. The device features a serial output (SEROUT) for daisy-chaining multiple Hittite components without additional timing overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 10 MHz to 300 MHz - supports IF stages and low-band RF paths including cellular baseband upconversion and WiMAX front-ends. |
| Attenuation Range & Resolution | 0 to 31.75 dB in 0.25 dB LSB steps - enables fine-grained AGC and calibration in closed-loop systems. |
| Insertion Loss | Typ. 4.5 dB at 25 °C - defines minimum signal path loss when set to 0 dB attenuation; impacts system noise figure. |
| Input IP3 | >40 dBm (50–300 MHz) - ensures linearity under multi-tone conditions in high-dynamic-range receivers and transmitters. |
| Switching Time | 15 ns (50% LE to 90% RF) - supports fast gain reconfiguration in burst-mode or TDD applications. |
| Bias Current | 650 µA typ. at +5 V - enables ultra-low-power operation suitable for battery-backed or energy-constrained modules. |
| Operating Temp. | −40 °C to +85 °C - qualified for industrial and outdoor wireless infrastructure environments. |
Pinout & Package
The HMC759LP3ETR is housed in a RoHS-compliant, 16-lead 3×3 mm QFN package with exposed thermal paddle. All ground leads (Pins 8, 13, 14) and the paddle must be soldered to PCB RF/DC ground per Hittite land pattern guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | Vdd1 / Vdd2 | Separate +5 V bias supplies; each requires local decoupling and 39 kΩ pull-up (Vdd1 only). |
| 2 | SERIN | Serial data input for 7-bit attenuation word; MSB-first, compatible with standard SPI logic levels. |
| 3 | LE | Load Enable - rising edge transfers serial register contents to attenuation control latch; masks CLK during load. |
| 4 | CLK | Positive-edge clock input; min. period 100 ns; timing critical for reliable bit capture. |
| 5, 6 | PUP1 / PUP2 | Power-up state selection inputs - define default attenuation (0, −16, −24, or −31.75 dB) at startup. |
| 7 | SEROUT | Serial data output delayed by exactly 7 clock cycles - enables cascading of multiple HMC759LP3ETR or other serial devices. |
| 8, 13 | RF1 / RF2 | DC-coupled 50 Ω RF ports - require external DC-blocking capacitors; bidirectional RF path. |
| 9–12 | ACG0–ACG3 | AC-ground terminals - require 10 nF capacitors to RF ground for stable near-DC operation. |
| 14 | GND | Main ground reference - must be connected to PCB ground plane and thermal paddle. |
| 16 | N/C | No internal connection - externally tied to ground in evaluation design to minimize parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| 0.25 dB LSB resolution | Enables precise analog-like gain control in digital AGC loops without interpolation or DACs. |
| User-selectable power-up state | Four deterministic startup attenuation levels (0, −16, −24, −31.75 dB) reduce risk of overdrive during power sequencing. |
| +40 dBm input IP3 | Maintains signal integrity in multi-carrier LTE/WiMAX receivers where intermodulation distortion must be minimized. |
| Serial output (SEROUT) | Supports daisy-chained configuration of multiple attenuators or mixed-function Hittite ICs using one microcontroller port. |
| Single +5 V supply | Eliminates need for dual-rail or negative supplies - simplifies power architecture in compact RF modules. |
Applications
| Cellular Base Station Transceivers | WiMAX/4G IF Signal Conditioning |
|---|---|
|
Use Scenario: Dynamic gain adjustment in uplink/downlink IF sections of macrocell BTS to maintain constant output power across varying channel conditions. IC Role / Device Role / Timing Role: Precision digital attenuator in feedback-controlled AGC loop, operating at 70–250 MHz IF frequencies. Use Value: 0.25 dB step resolution and ±0.25 dB state accuracy ensure tight output power tolerance (<±0.5 dB) over temperature and aging. |
Use Scenario: Programmable gain control in WiMAX CPE receiver IF chain to compensate for variable antenna cable loss and fading. IC Role / Device Role / Timing Role: Digitally controlled RF attenuator placed between LNA and mixer, operating at 10–300 MHz. Use Value: Near-DC capability (with ACG caps) allows use down to 10 MHz, covering entire WiMAX IF band without performance degradation. |
| RF Test Equipment Signal Leveling | VSAT/Microwave Radio Transmit Chains |
|
Use Scenario: Reference-level calibration and signal attenuation in benchtop RF signal generators and spectrum analyzers. IC Role / Device Role / Timing Role: High-linearity, repeatable attenuation element in automated leveling loop with microcontroller-based control. Use Value: +40 dBm IP3 and 15 ns switching enable accurate, fast-settling level control across wide dynamic ranges (up to 70 dB). |
Use Scenario: Output power management in Ku-band VSAT transmit modems, where IF gain must be adjusted prior to upconversion. IC Role / Device Role / Timing Role: Serial-controlled attenuator in IF stage (typically 70–140 MHz) before image-reject mixer. Use Value: Low 4.5 dB typical insertion loss preserves SNR, while 31.75 dB range accommodates wide transmit power back-off requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital RF attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC624LP4E | 6-bit, 0.5 dB LSB, 31.5 dB max attenuation; wider 10–4000 MHz range; higher 6.5 dB insertion loss. | Better suited for broadband microwave applications above 500 MHz; less precise for sub-100 MHz IF calibration. | Select HMC624LP4E when frequency coverage beyond 300 MHz is required and 0.5 dB step resolution is acceptable. |
| ADL5240 | 7-bit, 0.25 dB LSB, 31.75 dB range; 10–1000 MHz bandwidth; higher 12 mA supply current; integrated DAC interface. | Designed for direct microcontroller parallel bus control; lacks SEROUT cascade capability and PUP state selection. | Choose ADL5240 when parallel interface and broader HF–UHF coverage are needed, and board space permits higher power dissipation. |
Compared with HMC624LP4E and ADL5240, the HMC759LP3ETR uniquely balances ultra-fine 0.25 dB resolution, low-power 650 µA operation, and serial-cascadable architecture - making it optimal for cost-sensitive, space-constrained IF gain control in 10–300 MHz infrastructure systems.
Availability
HMC759LP3ETR is available at Aetrix Electronics and suitable for cellular infrastructure, WiMAX CPE, and RF test equipment requiring stable component supply, long-term lifecycle support, and traceable RoHS-compliant sourcing.
Supply support for HMC759LP3ETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-performance RF portfolio, emphasizing precision analog, RF, and microwave solutions for communications and instrumentation.
The HMC759LP3ETR belongs to Hittite's legacy BiCMOS MMIC digital attenuator product line, engineered specifically for high-accuracy, low-power IF/RF gain control in wireless infrastructure and test systems.
FAQ
What is the minimum operating frequency of the HMC759LP3ETR?
The HMC759LP3ETR operates from 10 MHz to 300 MHz. Its near-DC capability is enabled by external 10 nF AC-ground (ACG) capacitors at Pins 9–12, allowing stable function down to 10 MHz - verified in electrical specifications and application circuits. This makes the HMC759LP3ETR suitable for low-IF and baseband-adjacent signal paths where traditional RF attenuators fail.
Does the HMC759LP3ETR support daisy-chaining with other serial devices?
Yes, the HMC759LP3ETR includes a dedicated SEROUT pin (Pin 7) that outputs the serial input data delayed by exactly 7 clock cycles. This allows seamless daisy-chaining of multiple HMC759LP3ETR units or other Hittite serial-controlled components using a single microcontroller SPI port - confirmed in the Functional Diagram and Pin Descriptions section of the datasheet.
What are the power-up state options for the HMC759LP3ETR?
The HMC759LP3ETR offers four deterministic power-up attenuation states selected via PUP1 (Pin 5) and PUP2 (Pin 6): −31.75 dB (00), −24 dB (10), −16 dB (01), or insertion loss (11). This behavior is active only when LE (Pin 3) is held LOW at power-on; if LE is HIGH, the state is indeterminate - detailed in the PUP Truth Table and Power-On Sequence sections.
Can the HMC759LP3ETR operate from a single +3.3 V supply?
No - the HMC759LP3ETR is specified for +4.5 V to +5.5 V operation, with typical bias current of 650 µA at +5 V. Electrical characteristics including IP3, P1dB, and switching time are guaranteed only within this voltage range. Operation below +4.5 V is not characterized and may result in degraded linearity or unreliable serial interface behavior.
What external components are mandatory for proper operation of the HMC759LP3ETR?
Mandatory external components include: (1) two 10 nF DC-blocking capacitors on RF1 and RF2 (Pins 8, 13); (2) four 10 nF capacitors on ACG0–ACG3 (Pins 9–12) for AC grounding; (3) 39 kΩ pull-up resistors on Vdd1 (Pin 1) and optional tie to Vdd2 (Pin 15); and (4) solid RF/DC ground connection to Pin 14 and the exposed thermal paddle - all specified in the Application Circuit and Pin Descriptions.
HMC759LP3ETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Attenuation Value:
- -
- Frequency Range:
- -
- Power (Watts):
- -
- Impedance:
- -
- Grade:
- -
- Qualification:
- -
HMC759LP3ETR FAQ
1.How can I place an order for HMC759LP3ETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC759LP3ETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC759LP3ETR reliable?
The price and inventory of HMC759LP3ETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC759LP3ETR is usually 5 days.
3.What payment methods are accepted for HMC759LP3ETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC759LP3ETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC759LP3ETR?
HMC759LP3ETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC759LP3ETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC759LP3ETR?
For technical support, including HMC759LP3ETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC759LP3ETR requirements.
6.How does Aetrix verify that HMC759LP3ETR is sourced from the original manufacturer or authorized distributors?
All HMC759LP3ETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC759LP3ETR meets industry standards.
7.What is the process for return or replacement of HMC759LP3ETR?
All HMC759LP3ETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC759LP3ETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC759LP3ETR part is unused and in its original packaging.
Return procedure for HMC759LP3ETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC759LP3ETR Tags

-
PAT0510S-C-3DB-T10
Susumu

-
PAT0510S-C-10DB-T10
Susumu

-
PAT0510S-C-2DB-T10
Susumu

-
PAT1220-C-10DB-T5
Susumu

-
PAT1220-C-6DB-T5
Susumu

-
PAT1220-C-0DB-T5
Susumu

-
PAT1220-C-3DB-T5
Susumu

-
PAT1220-C-5DB-T5
Susumu

-
PAT1220-C-8DB-T5
Susumu

-
MAADSS0008TR-3000
MACOM Technology Solutions

-
MAATSS0018TR-3000
MACOM Technology Solutions

-
PE43205B-Z
pSemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

