Analog Devices Inc. HMC767LP6CETR
- Part No.:
- HMC767LP6CETR
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC767LP6CETR.pdf
- Description:
- IC PLL W/VCO FRACT-N 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,629
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC767LP6CETR from Analog Devices (formerly Hittite Microwave) is a fully integrated Fractional-N PLL frequency synthesizer with on-die VCO, operating from 8.45 GHz to 9.55 GHz. It delivers +12 dBm RF output power, supports both integer and fractional-N modes, achieves -107 dBc/Hz in-band phase noise at 10 kHz offset (integer mode), and features 24-bit frequency resolution (3 Hz typical step size). It is used in microwave radios requiring precise, low-noise local oscillators.
For engineers reviewing the HMC767LP6CETR datasheet, HMC767LP6CETR pinout, HMC767LP6CETR application, or HMC767LP6CETR equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative synthesizers with documented functional trade-offs.
Technical Context
The HMC767LP6CETR integrates a delta-sigma fractional-N synthesizer, high-linearity charge pump (0.02–2.5 mA gain), and a 6–13 V-tuned VCO with 150 MHz/V sensitivity at 6 V. Its architecture enables ultra-fine frequency resolution (3 Hz typ.) and low fractional spurs (-65 to -38 dBc) while maintaining fast settling (433 µs for 100 MHz step).
It supports dual reference input paths (DC–350 MHz), programmable RF/2 divider (16-bit, even-only above 4 GHz), external triggering (TRIG pin), and integrated frequency sweeping. All analog supplies are segregated (VCCVCO @ 5 V, RVDD/AVDD @ 3.3 V), and digital I/O operates at 3.3 V with CMOS-compatible thresholds (38–54% VDDIO).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Frequency Range | 8.45–9.55 GHz - Covers full Ku-band uplink/downlink for VSAT and point-to-point radios. |
| VCO Output Power | +12 dBm - Sufficient to drive mixer LO ports without external amplification in many microwave front-ends. |
| In-Band Phase Noise (10 kHz) | -107 dBc/Hz (integer), -102 dBc/Hz (fractional) - Enables high-order QAM modulation (e.g., 256-QAM) in coherent systems. |
| Frequency Resolution | 3 Hz typical - Allows precise channel spacing and fine-tuning for radar Doppler compensation or FMCW chirp control. |
| Reference Input Range | DC–350 MHz - Supports direct connection to FPGA clocks, TCXO outputs, or divided-down system references. |
| Charge Pump Gain | 0.02–2.5 mA/rad - Programmable loop filter bandwidth (e.g., 100 kHz) without changing external components. |
| Supply Voltages | VCCVCO = 4.75–5.25 V; RVDD/AVDD/DVDD/VDDIO = 2.7–3.5 V - Requires dual-rail PCB layout with independent decoupling per supply domain. |
| Operating Temperature | -40°C to +85°C - Qualified for outdoor base station and military platform deployment. |
Pinout & Package
Package: 40-lead, 6 × 6 mm leadless QFN (RoHS-compliant, MSL3, exposed ground paddle). All GND pins (2–5, 7, 9–14, 22, 23, 26, 35) and the bottom paddle must be soldered to RF/DC ground per Hittite layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 6 (VTUNE) | VCO tuning voltage input | Accepts 2–13 V DC; bandwidth limited by source impedance - requires low-Z driver for modulation or sweeping. |
| 18 (CP) | Charge pump output | Differential current source/sink; connects to loop filter capacitor/resistor network to set PLL dynamics. |
| 38 (RFOUT) | RF output | AC-coupled 50 Ω output delivering +12 dBm; requires external DC blocking cap and impedance-matched trace. |
| 24 (XREFP) | Reference input | Single-ended, internally DC-biased; AC-coupled via external capacitor - supports square wave or sine inputs. |
| 36 (TRIG) | External trigger input | CMOS-level input enabling synchronized frequency hopping or sweep start without SPI reconfiguration. |
| 33 (LD_SDO) | Multi-function digital output | Configurable as lock detect flag or serial data out - simplifies status monitoring and daisy-chained register reads. |
Key Features
| Feature | Design Value |
|---|---|
| Fractional-N synthesis with 24-bit resolution | Enables 3 Hz frequency steps across 8.45–9.55 GHz - critical for narrowband radar and spectral efficiency in licensed bands. |
| Integrated frequency sweeper | Generates linear or logarithmic sweeps without host processor intervention - reduces firmware overhead in FMCW radar systems. |
| Triggered frequency hopping | Synchronizes hop timing to external logic edge (TRIG pin), enabling time-division duplex (TDD) or anti-jamming sequences. |
| Ultra-low phase noise FOM | -230 dBc/Hz (integer), -227 dBc/Hz (fractional) - exceeds requirements for E-band backhaul and satellite modems. |
| Programmable RF/2 divider | 16-bit range (32–131,070) with even-only constraint above 4 GHz - supports flexible IF generation and harmonic suppression. |
Applications
| VSAT Radio | Microwave Point-to-Point Radio |
|---|---|
Use Scenario: Transmit/receive LO generation in 10.7–12.75 GHz satellite terminal transceivers. IC Role / Device Role / Timing Role: Primary frequency synthesizer providing stable, low-phase-noise LO for upconversion and downconversion. Use Value: -107 dBc/Hz in-band phase noise ensures >40 dB ACLR in 64-QAM DVB-S2 links; 8.45–9.55 GHz coverage matches common LNB local oscillator bands. |
Use Scenario: Carrier-grade 6–11 GHz backhaul radios requiring rapid channel switching and interference mitigation. IC Role / Device Role / Timing Role: Agile LO source supporting dynamic spectrum access and adaptive modulation schemes. Use Value: 433 µs settling time enables sub-millisecond channel reassignment; triggered hopping allows coordinated multi-link TDD operation. |
| FMCW Radar System | Phased Array Transceiver |
Use Scenario: Linear frequency-modulated chirp generation for automotive or industrial distance sensing. IC Role / Device Role / Timing Role: Sweep controller and LO generator with precise ramp linearity and jitter-free start/stop. Use Value: Integrated sweeper eliminates FPGA-based waveform generation; VTUNE linearity (<±0.8 MHz/°C drift) ensures repeatable chirp slope over temperature. |
Use Scenario: Beamforming subsystems requiring identical LO phase across multiple antenna elements. IC Role / Device Role / Timing Role: Synchronized LO distribution node with deterministic phase alignment across parallel channels. Use Value: Low close-in phase noise (-115 dBc/Hz @ 100 kHz) preserves array gain; multi-device synchronization via TRIG pin enables coherent beam steering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC765LP6CE | Lower frequency range (6.8–8.0 GHz); same 40-lead QFN package and register map. | Not suitable for 9 GHz Ku-band VSAT; usable in 7 GHz point-to-point or lower-band radar. | Select when target frequency falls below 8.0 GHz and board layout reuse is prioritized. |
| ADF4371BCPZ | Wider band (6.39–32.71 GHz); higher integration (integrated LDOs, SPI interface with readback); different pinout and package (48-lead LFCSP). | Supports millimeter-wave extensions but requires PCB redesign; superior spur performance (-90 dBc typical fractional spurs). | Choose for multi-band systems or where SPI diagnostics and extended frequency coverage outweigh layout change cost. |
Compared with HMC767LP6CETR, HMC765LP6CE offers identical architecture at lower frequency but lacks 9 GHz coverage, while ADF4371BCPZ delivers broader band and enhanced diagnostics at the cost of non-pin-compatible packaging and higher BOM complexity.
Availability
HMC767LP6CETR is available at Aetrix Electronics and suitable for VSAT radio development, microwave point-to-point radio production, and FMCW radar prototyping requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for HMC767LP6CETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF product lines, including microwave PLLs and VCOs, with focus on defense, aerospace, and communications infrastructure.
The HMC767LP6CETR belongs to Hittite's "PLLs with Integrated VCO" family, designed specifically for microwave radio and radar systems demanding low phase noise, fast settling, and integrated modulation capability without external VCO tuning components.
FAQ
What is the absolute maximum tuning voltage for the HMC767LP6CETR VCO?
The HMC767LP6CETR VCO tuning voltage (VTUNE, Pin 6) has an absolute maximum rating of +15 V. Exceeding this may cause permanent damage. The specified operational range is 2–13 V, with optimal phase noise and linearity achieved between 4–10 V. Always use a current-limited, low-noise voltage source and include series resistance to limit fault current if driving from a DAC or op-amp.
Does the HMC767LP6CETR support both integer and fractional-N synthesis modes simultaneously?
No, the HMC767LP6CETR operates in either integer or fractional-N mode per configuration - not simultaneously. Mode selection is controlled via register bits in the SPI interface. Integer mode delivers lower in-band spurs and simpler loop filter design; fractional-N enables fine resolution and avoids reference frequency limitations. Switching between modes requires full register reprogramming and PLL relock.
Can the HMC767LP6CETR RFOUT pin drive a 50 Ω load directly?
Yes, the HMC767LP6CETR RFOUT (Pin 38) is designed as a 50 Ω AC-coupled output delivering +12 dBm. It must be connected through an external DC-blocking capacitor (e.g., 100 pF) to preserve internal bias. No external matching network is required for standard 50 Ω systems, but PCB trace impedance must be tightly controlled to 50 Ω to avoid reflections that degrade phase noise and output power flatness.
How is lock detection implemented on the HMC767LP6CETR?
Lock detection on the HMC767LP6CETR is available on the LD_SDO pin (Pin 33), which can be configured as a lock detect flag via SPI register. When enabled, it asserts high after successful PLL lock (within ±10° phase error over 10 consecutive cycles). The output is CMOS-compatible and can drive an LED or microcontroller interrupt. Lock status can also be read back via the same pin in serial data-out mode.
What thermal management is required for continuous operation of the HMC767LP6CETR?
The HMC767LP6CETR has a junction-to-ground-paddle thermal resistance of 24.8 °C/W. For continuous operation at max ambient (+85°C) and full VCO current (270 mA @ 5 V), the exposed paddle must be soldered to a minimum 200 mm² copper area with ≥6 thermal vias (0.3 mm diameter) to inner/ground planes. Without adequate heatsinking, junction temperature may exceed 135°C, reducing MTTF below 1 million hours.
HMC767LP6CETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes with Bypass
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 9.55GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-SMT (6x6)
HMC767LP6CETR FAQ
1.How can I place an order for HMC767LP6CETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC767LP6CETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC767LP6CETR reliable?
The price and inventory of HMC767LP6CETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC767LP6CETR is usually 5 days.
3.What payment methods are accepted for HMC767LP6CETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC767LP6CETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC767LP6CETR?
HMC767LP6CETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC767LP6CETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC767LP6CETR?
For technical support, including HMC767LP6CETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC767LP6CETR requirements.
6.How does Aetrix verify that HMC767LP6CETR is sourced from the original manufacturer or authorized distributors?
All HMC767LP6CETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC767LP6CETR meets industry standards.
7.What is the process for return or replacement of HMC767LP6CETR?
All HMC767LP6CETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC767LP6CETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC767LP6CETR part is unused and in its original packaging.
Return procedure for HMC767LP6CETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC767LP6CETR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

