Analog Devices Inc. HMC807LP6CE
- Part No.:
- HMC807LP6CE
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC807LP6CE.pdf
- Description:
- IC PLL W/VCO FRACTIONAL-N 40SMD
- Quantity:
- Payment:

- Shipping:

Inventory:2,569
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC807LP6CE from Analog Devices (formerly Hittite Microwave) is a fully integrated Fractional-N PLL with on-die VCO, operating from 12.4 to 13.4 GHz. It delivers 8 dBm typical RF output power, supports 24-bit frequency resolution (3 Hz step), and achieves −95 dBc/Hz in-band phase noise at 10 kHz offset (fractional mode, 50 MHz reference). It is designed for local oscillator generation in microwave radio transceivers.
For engineers reviewing the HMC807LP6CE datasheet, HMC807LP6CE pinout, HMC807LP6CE application, or HMC807LP6CE equivalent, key selection criteria include its 12.4–13.4 GHz VCO range, ultra-low phase noise performance (−221 dBc/Hz FoM), direct FSK modulation capability, cycle slip prevention, and 40-pin 6 × 6 mm QFN package with defined RF/DC grounding requirements.
Technical Context
The HMC807LP6CE implements a delta-sigma fractional-N synthesizer architecture with integrated VCO, enabling fine frequency resolution and low spurious content. Its dual-loop architecture separates reference path (14-bit divider, up to 225 MHz input) and feedback path (16-bit integer/fractional N-divider), supporting both fractional and integer-N modes with independent loop bandwidth optimization.
It features a high-performance charge pump (500 µA–2 mA programmable current), ultra-low-noise bias generation (1.920 V ±20 mV internal reference), and robust RF output stage with 8 dBm typical power into 50 Ω. The device operates across −40°C to +85°C with dedicated 3.3 V and 5 V supply domains for analog, digital, and VCO sections.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCO Frequency Range | 12.4–13.4 GHz - Covers full Ku-band segment for VSAT and point-to-point radios. |
| RF Output Power | 4–10 dBm (typ. 8 dBm) - Sufficient to directly drive Hittite's high-linearity mixers without external amplification. |
| In-Band Phase Noise | −95 dBc/Hz @ 10 kHz offset (fractional mode) - Enables high-order QAM modulation in narrow-channel systems. |
| Frequency Resolution | 3 Hz typical (24-bit step size) - Supports precise channel spacing and agile frequency hopping. |
| Reference Input Range | 100 kHz–225 MHz - Compatible with TCXOs, OCXOs, and clock synthesizers across multiple system architectures. |
| Supply Voltages | +3.3 V (digital/analog I/O, prescaler, PFD, ref paths); +5 V (VCO, charge pump, CP analog) - Requires dual-rail power design with strict decoupling. |
| Package | 40-lead, 6 × 6 mm leadless QFN - Exposed paddle must be soldered to RF ground plane for thermal and EMI performance. |
Pinout & Package
Package: 40-lead, 6 × 6 mm leadless QFN with exposed thermal paddle. RoHS-compliant, MSL3, matte Sn finish. Requires RF/DC grounding of all GND pins and paddle per Hittite Application Note.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFOUT (Pin 38) | RF Output | AC-coupled 50 Ω output delivering 8 dBm typical; requires external DC blocking capacitor and impedance-matched trace. |
| VTUNE (Pin 6) | VCO Tuning Voltage Input | 0–13 V analog control port; tuning sensitivity 190 MHz/V at +5 V; sensitive to source impedance and noise coupling. |
| REFP / REFN (Pins 24 / 23) | Differential Reference Input | AC-coupled 100 kHz–225 MHz input; 700 mVpp sensitivity; requires matched 50 Ω termination and common-mode bias. |
| CP (Pin 18) | Charge Pump Output | Current-source output driving loop filter; requires external passive filter (R-C or R-C-R) to set loop dynamics and suppress ripple. |
| CE / SEN / SCK / SDI / LD_SDO (Pins 27, 28, 29, 30, 33) | Serial Control Interface | 3.3 V logic SPI-compatible interface (chip enable, latch, clock, data in/out, lock detect) for register configuration and status readback. |
| GND (Pins 2–5, 7, 22, 36, 37, 39) | RF/DC Ground | Multiple dedicated ground pins plus exposed paddle - all must connect to low-inductance ground plane to ensure phase noise and stability. |
Key Features
| Feature | Design Value |
|---|---|
| Fractional-N + Integer-N Mode Selection | Enables optimal trade-off between phase noise (integer) and resolution/spur suppression (fractional) without hardware change. |
| Cycle Slip Prevention (CSP) | Hardware-accelerated frequency hop stabilization reduces settling time by >50% during large steps (e.g., 13.2 → 12.7 GHz). |
| Direct FSK Modulation Mode | Allows baseband FSK data injection via VTUNE pin - eliminates need for external modulator IC in simple wireless links. |
| Ultra-Low Figure of Merit (FOM) | −221 dBc/Hz (fractional) - benchmark performance for Ku-band synthesizers, critical for spectral efficiency in dense RF environments. |
| Integrated Bias Reference | 1.920 V ±20 mV precision internal reference (measured with 10 GΩ meter) - eliminates external voltage reference component and layout sensitivity. |
Applications
| VSAT Radio | Point-to-Point Microwave Radio |
|---|---|
Use Scenario: Outdoor unit (ODU) LO synthesis in 12.75–13.25 GHz receive/transmit bands. IC Role / Device Role / Timing Role: Primary frequency synthesizer generating stable, low-phase-noise LO for downconversion and upconversion. Use Value: 8 dBm output drives mixer LO port directly; −95 dBc/Hz @ 10 kHz enables 256-QAM operation in 30 MHz channels. |
Use Scenario: Backhaul transceiver requiring rapid frequency agility and high adjacent-channel rejection. IC Role / Device Role / Timing Role: Agile LO generator supporting dynamic channel allocation and interference avoidance. Use Value: 3 Hz resolution and CSP reduce frequency settling time to 104 μs for 100 MHz hops, improving spectral reuse efficiency. |
| Military Communications | Phased Array Radar Test Equipment |
Use Scenario: Secure SATCOM terminal operating in contested spectrum with jamming resilience. IC Role / Device Role / Timing Role: Low-spur, low-phase-noise LO source for spread-spectrum waveform generation. Use Value: −65 dBc fractional spurs and −132 dBc/Hz @ 1 MHz offset suppress out-of-band emissions critical for MIL-STD-461 compliance. |
Use Scenario: Calibration signal source for active electronically scanned array (AESA) receiver channel characterization. IC Role / Device Role / Timing Role: Precision stimulus generator with sub-Hz frequency accuracy and repeatable phase response. Use Value: 24-bit resolution and on-chip register readback enable automated calibration scripts with <±1 kHz absolute frequency error. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC764LP6CE | Same 40-pin QFN package; lower VCO range (7.5–8.5 GHz); identical register map and interface. | Targets C/X-band systems; not suitable for Ku-band LO replacement without redesign. | Select when operating below 9 GHz and reusing existing PCB layout and firmware. |
| ADF4371BCPZ | Wider VCO range (6.4–32.8 GHz); higher integration (integrated LDOs, SPI voltage translator); different pinout and footprint. | Supports multi-band test equipment; requires new PCB layout and driver software adaptation. | Select when extending frequency coverage beyond 13.4 GHz or consolidating power management on-board. |
Compared with HMC764LP6CE and ADF4371BCPZ, the HMC807LP6CE provides optimal Ku-band phase noise and output power in a proven, field-deployed package-making it preferred for fixed-frequency, high-reliability VSAT and military radio designs where layout reuse and deterministic performance are prioritized over multi-band flexibility.
Availability
HMC807LP6CE is available at Aetrix Electronics and suitable for VSAT radio, point-to-point microwave backhaul, and phased array radar test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for HMC807LP6CE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014, integrating its high-frequency RF expertise into a broad portfolio of microwave, millimeter-wave, and mixed-signal solutions.
The HMC807LP6CE belongs to Hittite's "PLLS w/ Integrated VCO - SMT" product line, engineered specifically for microwave radio LO generation where ultra-low phase noise, fast settling, and Ku-band coverage are essential.
FAQ
What is the recommended power supply sequencing for HMC807LP6CE?
HMC807LP6CE requires strict power-up order: apply all 3.3 V supplies (AVCC, DVDD, VDDIO, etc.) before applying 5 V supplies (VCCVCO1, VDDCP). Reverse sequencing risks latch-up or degraded phase noise. The HMC807LP6CE datasheet specifies AVDD must equal DVDD and VCCCP must equal VDDCP; mismatched rails cause functional failure or increased spurs.
Does HMC807LP6CE support differential reference input only, or can it accept single-ended?
HMC807LP6CE accepts only differential AC-coupled reference input via REFP (Pin 24) and REFN (Pin 23). Single-ended drive is not supported - attempting it degrades common-mode rejection and increases reference spurs. The HMC807LP6CE evaluation board uses a balun or transformer to convert single-ended TCXO outputs to differential signals before connecting to these pins.
How is the lock detect (LD_SDO) function implemented on HMC807LP6CE?
LD_SDO (Pin 33) serves dual purpose: as lock detect output (active-high open-drain) and serial data output. When CE = high and SEN toggled, LD_SDO shifts out register contents; when CE = low and SEN held static, LD_SDO asserts high after loop lock is confirmed (typically within 2–3 ms post-configuration). The HMC807LP6CE internal lock detector monitors phase error variance, not just frequency alignment.
Can HMC807LP6CE's VTUNE pin be used for analog FM modulation?
Yes - the HMC807LP6CE VTUNE pin supports analog FM modulation with bandwidth limited by external drive impedance and internal VCO tuning sensitivity (190 MHz/V). For clean modulation, use a low-noise op-amp buffer with <10 Ω source impedance and band-limit filtering to avoid pushing the VCO beyond its 12.4–13.4 GHz range. The HMC807LP6CE datasheet confirms this capability under "Direct FSK Modulation Mode".
What is the thermal resistance (θJA) of HMC807LP6CE, and how does it impact layout?
HMC807LP6CE has θJG = 34.2 °C/W (junction-to-ground paddle) and operates up to +85°C ambient. To maintain junction temperature ≤120°C, the PCB must provide ≥6 thermal vias (0.3 mm diameter, filled or plated) under the exposed paddle, connected to an internal or bottom-layer solid ground plane. The HMC807LP6CE outline drawing mandates soldering all ground leads and the paddle to RF ground - insufficient thermal relief causes phase drift and accelerated aging.
HMC807LP6CE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 13.4GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-SMT (6x6)
HMC807LP6CE FAQ
1.How can I place an order for HMC807LP6CE through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC807LP6CE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC807LP6CE reliable?
The price and inventory of HMC807LP6CE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC807LP6CE is usually 5 days.
3.What payment methods are accepted for HMC807LP6CE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC807LP6CE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC807LP6CE?
HMC807LP6CE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC807LP6CE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC807LP6CE?
For technical support, including HMC807LP6CE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC807LP6CE requirements.
6.How does Aetrix verify that HMC807LP6CE is sourced from the original manufacturer or authorized distributors?
All HMC807LP6CE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC807LP6CE meets industry standards.
7.What is the process for return or replacement of HMC807LP6CE?
All HMC807LP6CE units undergo pre-shipment inspection (PSI). If there is an issue with HMC807LP6CE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC807LP6CE part is unused and in its original packaging.
Return procedure for HMC807LP6CE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC807LP6CE Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

