Analog Devices Inc. HMC828LP6CE
- Part No.:
- HMC828LP6CE
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC828LP6CE.pdf
- Description:
- IC PLL W/VCO FRACTIONAL-N 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,516
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC828LP6CE from Analog Devices (formerly Hittite Microwave) is a fully integrated Fractional-N Phase-Locked Loop (PLL) with on-die VCO, operating from 1285 to 1415 MHz. It delivers +7 to +13 dBm RF output power, achieves <180 fs RMS jitter, and supports 24-bit fractional resolution (3 Hz typ). It serves as a high-performance frequency synthesizer in cellular infrastructure and test equipment.
For engineers reviewing the HMC828LP6CE datasheet, HMC828LP6CE pinout, HMC828LP6CE application, or HMC828LP6CE equivalent, key selection criteria include its −227 dBc Figure of Merit, cycle-slip prevention for fast hopping, ultra-low in-band phase noise (−108 dBc/Hz typ), and 40-lead 6×6 mm QFN package with exposed ground paddle.
Technical Context
The HMC828LP6CE integrates a low-noise VCO with divide-by-2 differential RF output, autocalibration for VCO tuning voltage, and a precision charge pump with 20 µA gain step resolution. Its delta-sigma modulator enables fine frequency resolution while suppressing spurs, and its phase detector includes cycle-slip prevention for sub-µs frequency settling.
It supports three operational modes-integer, fractional feedback, and fractional feedforward-with maximum PFD frequencies up to 125 MHz, 100 MHz, and 80 MHz respectively. The architecture separates analog (5 V) and digital (3.3 V) supply domains across nine dedicated rails to minimize noise coupling and ensure stable VCO operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCO Frequency Range | 1285–1415 MHz - defines usable RF synthesis band without external multiplication |
| RF Output Power | +7 to +13 dBm - sufficient to drive mixers or amplifiers directly in 50 Ω systems |
| Phase Noise (1 kHz offset) | −103 dBc/Hz (fractional mode) - enables high-order QAM modulation in 4G/5G radios |
| Figure of Merit (FOM) | −227 dBc/Hz - benchmark metric confirming ultra-low noise efficiency at 50 MHz PFD |
| RMS Jitter | <180 fs - supports >28 Gbps serial data rates when used as clock source |
| Fractional Resolution | 3 Hz typical - allows precise channel spacing for narrowband wireless standards |
| Charge Pump Gain Steps | 5-bit programmable (20 µA steps) - enables loop filter optimization across PFD frequencies |
Pinout & Package
40-lead, 6×6 mm QFN package with exposed ground paddle (MSL1, RoHS-compliant, matte Sn finish); thermal resistance 20 °C/W junction-to-paddle; requires soldering all ground leads and paddle to PCB RF ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5–6, 8–9, 11–14, 18–22, 24, 26, 34, 37–38 | N/C | Internally unconnected; must be grounded externally per RF/DC layout best practice |
| 3, 7, 10, 16, 25, 27, 35–36, 39, 40 | Power Supply | Dedicated analog/digital rails (VPPCP, VDDCP, RVDD, DVDD3V, VCC1/2, VCCHF, VCCPS, VCCPD, BIAS) - decoupling required per rail |
| 4 | Charge Pump Output | Drives external loop filter; sensitive to noise - requires low-impedance path to ground |
| 15 | Reference Input | AC-coupled 1.5–3.3 Vpp crystal or clock input; max 200 MHz reference frequency |
| 17 | Chip Enable | Active-high logic control for full power-down (10 µA standby with crystal off) |
| 23 | VCO Tuning Voltage | Analog input (0–5 V) controlling VCO frequency; calibrated by internal autocal subsystem |
| 28–29 | RF Output (Differential) | Divide-by-2 buffered output (RF_P/RF_N); 50 Ω matched, +7 to +13 dBm |
| 30–32 | Serial Interface | CMOS SPI port (SEN, SDI, SCK) for register configuration and lock detection |
| 33 | Multi-function Output | Configurable as lock detect, serial data out, or general-purpose logic output |
Key Features
| Feature | Design Value |
|---|---|
| Delta-sigma fractional-N architecture | Enables 3 Hz frequency step resolution while maintaining low spurious content for clean spectral purity |
| Cycle-slip prevention (CSP) in phase detector | Reduces frequency hop time by preventing false lock during rapid N-divider changes |
| Integrated VCO autocalibration | Automatically sets optimal VTUNE voltage across temperature and process variation, eliminating manual trim |
| Dedicated multi-rail power system | Separates analog (5 V) and digital (3.3 V) supplies across nine independent pins to suppress supply-induced phase noise |
| Built-in digital self-test | Verifies internal register functionality and communication integrity without external test equipment |
Applications
| Cellular Base Station Synthesizer | 4G/LTE Femtocell Local Oscillator |
|---|---|
Use Scenario: Generating local oscillator signals for up/down-conversion in macrocell and microcell transceivers operating in 1.3–1.4 GHz bands. IC Role / Device Role / Timing Role: Primary frequency synthesizer providing stable, low-phase-noise LO with fast hopping for TDD/FDD channel switching. Use Value: −103 dBc/Hz phase noise at 1 kHz offset ensures EVM compliance for 256-QAM in LTE-A deployments. | Use Scenario: Providing tunable RF clocks in residential small-cell base stations requiring compact, low-power, high-integration solutions. IC Role / Device Role / Timing Role: Integrated PLL+VCO replacing discrete synthesizer chains to reduce BOM count and board area. Use Value: 40-lead 6×6 mm QFN package and 10 µA crystal-off power-down enable space- and energy-constrained designs. |
| Communications Test Equipment Clock Source | Phased Array Radar Beamformer LO |
Use Scenario: Serving as agile, low-jitter clock generator in vector signal analyzers and arbitrary waveform generators. IC Role / Device Role / Timing Role: High-resolution frequency synthesizer supporting sweep-based measurements and multi-tone generation. Use Value: 24-bit fractional divider and <180 fs RMS jitter support accurate wideband modulation analysis up to 1.4 GHz. | Use Scenario: Delivering synchronized, phase-coherent LO signals to multiple T/R modules in electronically scanned radar arrays. IC Role / Device Role / Timing Role: Low-phase-noise, digitally programmable LO generator enabling beam steering via precise phase alignment. Use Value: −227 dBc FOM and ultra-low in-band noise minimize radar sidelobe degradation and improve angular resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4351BCPZ | Wider frequency range (35–4400 MHz), higher power consumption (125 mA vs. 139 mA total), no built-in VCO autocal | Supports broadband lab equipment; less suited for production-grade 1.3 GHz fixed-band systems due to calibration overhead | Choose ADF4351BCPZ when multi-band coverage or external VCO flexibility is required |
| HMC703LP4E | Higher max PFD frequency (200 MHz), lower FOM (−223 dBc), same 6×6 mm package but different pinout and power rail assignment | Optimized for millimeter-wave upconversion; requires redesign of power delivery and loop filter | Choose HMC703LP4E only when >2 GHz output or faster hopping (>200 MHz PFD) is mandatory |
Compared with ADF4351BCPZ and HMC703LP4E, the HMC828LP6CE offers superior phase noise performance within its 1285–1415 MHz band, integrated autocal for production stability, and optimized power rail partitioning-making it the preferred choice for fixed-frequency 4G infrastructure and test gear where spectral purity and repeatability are critical.
Availability
HMC828LP6CE is available at Aetrix Electronics and suitable for cellular infrastructure, communications test equipment, and phased array radar systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for HMC828LP6CE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF product portfolio, emphasizing precision timing, microwave synthesis, and mmWave signal chain components.
The HMC828LP6CE belongs to Hittite's PLLs with Integrated VCOs product line, designed specifically for demanding wireless infrastructure and instrumentation applications requiring low phase noise, fast frequency agility, and high integration.
FAQ
What is the operating frequency range of the HMC828LP6CE?
The HMC828LP6CE operates with an integrated VCO from 1285 MHz to 1415 MHz. This range is fixed and cannot be extended using external components. The device outputs a divide-by-2 differential RF signal within this band, delivering +7 to +13 dBm into 50 Ω. Its design targets narrowband applications such as LTE Band 17/18/19 infrastructure, where stable, low-noise synthesis in this specific window is essential. The HMC828LP6CE does not support frequency multiplication or division outside its native VCO range.
Does the HMC828LP6CE require external loop filter components?
Yes, the HMC828LP6CE requires an external passive loop filter connected to the CP (Pin 4) output. The filter topology and component values depend on the desired loop bandwidth, phase margin, and PFD frequency-typical configurations use third-order passive networks. Hittite's application note provides recommended values for ~80 kHz loop bandwidth with 50 MHz reference; designers must recalculate for other conditions. The HMC828LP6CE does not integrate loop filter components, and omitting them will prevent stable lock.
How does the autocalibration subsystem function in the HMC828LP6CE?
The HMC828LP6CE autocalibration subsystem measures VCO tuning sensitivity and adjusts the VTUNE (Pin 23) voltage to center the VCO frequency within its 1285–1415 MHz range, compensating for process, voltage, and temperature variations. It executes automatically on power-up or when triggered via register write, requiring no external circuitry. Calibration completes in under 1 ms and stores results in internal registers. This eliminates manual trimming and ensures consistent start-up behavior across units-critical for high-volume 4G femtocell production where the HMC828LP6CE is deployed.
What are the power supply requirements for the HMC828LP6CE?
The HMC828LP6CE requires nine separate supply connections: four 5 V rails (VPPCP, VDDCP, VCC1, VCC2) and five 3.3 V rails (RVDD, DVDD3V, AVDD, VCCHF, VCCPS, VCCPD, BIAS). Each rail has defined current draw-e.g., VCC2 draws 56 mA for VCO core, DVDD3V draws 6.5 mA for digital logic. Decoupling capacitors (0.1 µF + 10 µF per rail) are mandatory. Failure to properly isolate and decouple these supplies increases phase noise and risks instability. The HMC828LP6CE datasheet specifies absolute max ratings and recommended sequencing.
Can the HMC828LP6CE be used in place of a discrete PLL + VCO solution?
Yes, the HMC828LP6CE replaces discrete PLL ICs and external VCOs in 1.285–1.415 GHz applications, reducing component count, board area, and tuning complexity. Its integrated VCO features autocal, low pushing (<1.5 MHz/V), and 15 MHz/V tuning sensitivity at 2 GHz-validated across temperature. Unlike discrete solutions, the HMC828LP6CE guarantees phase noise and jitter specs over full operating conditions because the VCO and PLL are co-designed and characterized as a single unit. For new designs targeting this band, the HMC828LP6CE is a drop-in functional replacement with superior repeatability.
HMC828LP6CE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 1.415GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 5.2V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-SMT (6x6)
HMC828LP6CE FAQ
1.How can I place an order for HMC828LP6CE through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC828LP6CE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC828LP6CE reliable?
The price and inventory of HMC828LP6CE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC828LP6CE is usually 5 days.
3.What payment methods are accepted for HMC828LP6CE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC828LP6CE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC828LP6CE?
HMC828LP6CE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC828LP6CE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC828LP6CE?
For technical support, including HMC828LP6CE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC828LP6CE requirements.
6.How does Aetrix verify that HMC828LP6CE is sourced from the original manufacturer or authorized distributors?
All HMC828LP6CE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC828LP6CE meets industry standards.
7.What is the process for return or replacement of HMC828LP6CE?
All HMC828LP6CE units undergo pre-shipment inspection (PSI). If there is an issue with HMC828LP6CE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC828LP6CE part is unused and in its original packaging.
Return procedure for HMC828LP6CE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC828LP6CE Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

