Analog Devices Inc. HMC835LP6GETR
- Part No.:
- HMC835LP6GETR
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC835LP6GETR.pdf
- Description:
- IC PLL VCO WIDEBAND 40SMD
- Quantity:
- Payment:

- Shipping:

Inventory:224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC835LP6GETR from Analog Devices (formerly Hittite Microwave) is a fractional-N phase-locked loop with integrated VCO, operating from 33 MHz to 4100 MHz. It delivers low phase noise (−110 dBc/Hz @2 GHz), <94 fs integrated RMS jitter (1 kHz–100 MHz), and supports exact-frequency mode with zero-Hz fractional error-enabling precise local oscillator synthesis in cellular infrastructure and MIMO radio systems.
For engineers reviewing the HMC835LP6GETR datasheet, HMC835LP6GETR pinout, HMC835LP6GETR application, or HMC835LP6GETR equivalent, key selection criteria include its dual differential RF outputs, programmable output phase synchronization, external LO input capability, and support for cascaded PLL architectures in phased-array and communication test equipment.
Technical Context
The HMC835LP6GETR integrates a fundamental VCO (2050–4100 MHz) with a programmable divider chain (÷1, ÷2, ÷4, ..., ÷62), enabling full-band coverage down to 33 MHz. Its delta-sigma modulator and phase detector operate up to 100 MHz, permitting wide loop bandwidths and fast frequency settling.
It features two independent charge pump outputs for separate loop filters-one optimized for the internal VCO and another for external VCO locking-plus configurable RF output mute and phase-synchronous frequency switching. The AutoCal calibration engine ensures stable tuning voltage across −40°C to +85°C without manual recalibration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 33 MHz to 4100 MHz - covers sub-GHz through X-band, supporting cellular, backhaul, and test equipment applications. |
| VCO Fundamental Range | 2050 MHz to 4100 MHz - enables high-SNR fundamental-mode operation and low-noise division. |
| Phase Detector Max Rate | 100 MHz - allows wide loop bandwidths (>180 kHz demonstrated) for rapid frequency settling and reduced lock time. |
| Integrated RMS Jitter | <94 fs (1 kHz–100 MHz) - meets stringent timing requirements for high-speed data converters and millimeter-wave transceivers. |
| PLL Figure of Merit | −230 dBc/Hz (integer), −227 dBc/Hz (fractional) - quantifies spectral purity efficiency relative to power and bandwidth. |
| RF Output Configuration | 2 differential outputs, independently gain-controlled - permits simultaneous distribution of phase-aligned signals to multiple receivers or mixers. |
| Reference Input Range | DC to 350 MHz, −6 to +12 dBm AC-coupled - supports crystal oscillators, TCXOs, and synthesizer-derived references. |
Pinout & Package
40-lead, 6 mm × 6 mm LFCSP package (36 mm² footprint) with exposed thermal pad. RoHS-compliant, lead-free, and designed for high-frequency signal integrity and thermal dissipation in dense RF layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC1, VCC2, VDDCP, AVDD, DVDD, etc. | Power supply inputs | Dual-supply architecture: 5 V for VCO core/charge pump, 3.3 V for digital/PLL logic-enables noise isolation and optimal biasing. |
| LO1_P/LO1_N, LO2_P/LO2_N | Differential RF outputs | Two independent, gain-programmable outputs; support fundamental (2050–4100 MHz) or divided (33–4100 MHz) modes. |
| REFIN | Reference clock input | AC-coupled, 5 pF input capacitance, accepts sine/square wave up to 350 MHz-compatible with common XO/TCXO sources. |
| VTUNE | VCO tuning voltage | Analog control port; auto-calibrated tuning sensitivity ranges 14.5–16.2 MHz/V across band-ensures stable lock over temperature. |
| SDI, SDO, SCLK, CE | Serial interface | 4-wire SPI-compatible bus (3.3 V logic) for register programming, including N/R dividers, phase offset, and mute control. |
Key Features
| Feature | Design Value |
|---|---|
| Exact Frequency Mode | Eliminates fractional frequency error (0 Hz residual) - critical for narrow-channel wireless standards requiring precise channel spacing. |
| Programmable RF Output Phase | 24-bit phase adjustment resolution - enables deterministic phase alignment across multiple HMC835LP6GETR units in beamforming arrays. |
| External LO Input Support | Allows locking to external VCOs - facilitates cascaded PLL architectures for MIMO radios and multi-band transceivers. |
| AutoCal Tuning Calibration | On-the-fly VCO calibration during frequency changes - maintains tuning voltage stability across −40°C to +85°C without user intervention. |
| RF Output Mute Function | Hardware-controlled muting during frequency transitions - prevents spurious emissions and transient glitches in sensitive receiver paths. |
Applications
| MIMO Radio Architecture | Cellular Infrastructure Base Station |
|---|---|
|
Use Scenario: Simultaneous transmission/reception across multiple antenna elements using coherent LO distribution. IC Role / Device Role / Timing Role: Dual-output fractional-N PLL generating synchronized, phase-adjustable LOs for RF transceivers in 4×4/8×8 MIMO systems. Use Value: Enables scalable beam steering via programmable inter-device phase offsets without external delay lines or calibration hardware. |
Use Scenario: Multi-carrier, multi-band macrocell base station requiring agile, low-jitter LO synthesis across 700 MHz–3.8 GHz bands. IC Role / Device Role / Timing Role: Primary frequency synthesizer providing clean, switchable LOs for up/down-conversion in massive-MIMO active antennas. Use Value: Delivers <94 fs jitter and −230 dBc/Hz FOM to meet ACLR and EVM requirements for 256-QAM 5G NR deployments. |
| Communication Test Equipment | Phased Array Radar System |
|
Use Scenario: Vector signal analyzer or arbitrary waveform generator requiring ultra-low-phase-noise, wideband tunable LOs. IC Role / Device Role / Timing Role: High-performance reference source for internal mixer chains and ADC/DAC clocking in bench-grade instrumentation. Use Value: Supports fast frequency hopping (<100 µs settling) and exact-frequency mode for accurate modulation error vector analysis. |
Use Scenario: Active electronically scanned array (AESA) radar with distributed T/R modules requiring phase-coherent LOs. IC Role / Device Role / Timing Role: Local oscillator generator per T/R module, configured for synchronized frequency/phase sweeps across aperture. Use Value: Eliminates need for analog phase shifters by digitally controlling output phase-reducing system complexity and calibration overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4371BCPZ | Wider frequency range (32 MHz–32 GHz), higher max PD rate (250 MHz), but larger 48-lead 7×7 mm package and higher power consumption. | Better suited for millimeter-wave test equipment and satellite comms; less optimal for space-constrained 6×6 mm PCB layouts. | Select ADF4371BCPZ when extending beyond 4.1 GHz or requiring >200 MHz PD rates; retain HMC835LP6GETR for cost-sensitive, compact 5G infrastructure designs. |
| LMS8001TR | Integrated transceiver SoC (not standalone PLL); includes ADC/DAC, digital frontend, and fractional-N synthesizer with lower phase noise floor (−167 dBc/Hz). | Targets software-defined radio and small-cell baseband integration-not suitable as drop-in replacement for discrete LO generation. | Choose LMS8001TR only for fully integrated SDR platforms; use HMC835LP6GETR where discrete, high-flexibility PLL+VCO performance is required. |
Compared with ADF4371BCPZ and LMS8001TR, the HMC835LP6GETR offers superior size efficiency (6×6 mm), proven <94 fs jitter at 5G FR1 frequencies, and seamless AutoCal operation-making it the preferred choice for thermally constrained, multi-unit coherent LO systems in cellular infrastructure.
Availability
HMC835LP6GETR is available at Aetrix Electronics and suitable for cellular infrastructure, MIMO radio architectures, and communication test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for HMC835LP6GETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and continues to manufacture and support its high-performance RF portfolio, including microwave PLLs, VCOs, and integrated transceivers.
The HMC835LP6GETR belongs to Analog Devices' legacy Hittite PLL/VCO product line, engineered specifically for demanding wireless infrastructure applications requiring wideband agility, ultra-low jitter, and deterministic phase control.
FAQ
What is the minimum and maximum output frequency supported by the HMC835LP6GETR?
The HMC835LP6GETR supports an output frequency range from 33 MHz to 4100 MHz. This is achieved using its integrated VCO (2050–4100 MHz fundamental) combined with a programmable divider (÷1, ÷2, ÷4, ..., ÷62). At ÷62, the lowest output is ~33 MHz (2050 MHz ÷ 62); at ÷1, the highest is 4100 MHz. All frequencies within this span are achievable with integer or fractional-N synthesis.
Does the HMC835LP6GETR support phase synchronization across multiple devices?
Yes, the HMC835LP6GETR supports deterministic phase synchronization across multiple units via its programmable RF output phase feature. Using a 24-bit seed register (Reg 1Ah), users can adjust output phase in fine increments-enabling precise alignment for beamforming and MIMO applications. Synchronization requires a common reference clock and coordinated register writes, as validated in Figures 26–28 of the datasheet.
What is the purpose of the AutoCal function in the HMC835LP6GETR?
The AutoCal function in the HMC835LP6GETR automatically recalibrates the VCO tuning characteristics during each frequency change, ensuring stable VTUNE voltage across temperature (−40°C to +85°C) without external intervention. As shown in Figure 8, calibration executed at one temperature remains valid across the full operating range-eliminating drift-induced unlock events and simplifying system-level thermal design.
Can the HMC835LP6GETR lock to an external VCO instead of using its internal VCO?
Yes, the HMC835LP6GETR includes an external LO input path and two independent charge pump outputs, allowing it to lock to an external VCO while maintaining separate loop filter optimization. This enables cascaded PLL architectures-for example, using a low-noise external VCO for final-stage upconversion while the HMC835LP6GETR handles coarse frequency planning and division. The external LO path is explicitly documented in the General Description section.
What are the power supply requirements for the HMC835LP6GETR?
The HMC835LP6GETR requires dual supplies: +5 V for VCO core, charge pump, and LO buffers (VCC1, VCC2, VDDCP); and +3.3 V for digital logic, PLL circuitry, and interface (AVDD, DVDD, VCCHF, etc.). Typical total current draw is 118–168 mA on +5 V (depending on output configuration) and 48 mA on +3.3 V. Power-down current drops to 1 µA when crystal is off, as specified in the Electrical Specifications table.
HMC835LP6GETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 4.1GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3.1V ~ 5.2V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
HMC835LP6GETR FAQ
1.How can I place an order for HMC835LP6GETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC835LP6GETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC835LP6GETR reliable?
The price and inventory of HMC835LP6GETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC835LP6GETR is usually 5 days.
3.What payment methods are accepted for HMC835LP6GETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC835LP6GETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC835LP6GETR?
HMC835LP6GETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC835LP6GETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC835LP6GETR?
For technical support, including HMC835LP6GETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC835LP6GETR requirements.
6.How does Aetrix verify that HMC835LP6GETR is sourced from the original manufacturer or authorized distributors?
All HMC835LP6GETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC835LP6GETR meets industry standards.
7.What is the process for return or replacement of HMC835LP6GETR?
All HMC835LP6GETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC835LP6GETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC835LP6GETR part is unused and in its original packaging.
Return procedure for HMC835LP6GETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC835LP6GETR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

