Analog Devices Inc. HMC837LP6CE
- Part No.:
- HMC837LP6CE
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC837LP6CE.pdf
- Description:
- IC PLL W/VCO FRACTIONAL-N 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,803
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC837LP6CE from Analog Devices (formerly Hittite Microwave) is a fractional-N phase-locked loop frequency synthesizer with integrated tri-band VCO, delivering RF outputs at 1025–1150 MHz (fVCO/2), 2050–2300 MHz (fVCO), and 4100–4600 MHz (2fVCO), with ultra-low phase noise (−112 dBc/Hz typ. in-band), <180 fs RMS jitter, and 24-bit frequency resolution (3 Hz typ.). It serves as a high-performance clock source in cellular infrastructure transceivers.
For engineers reviewing the HMC837LP6CE datasheet, HMC837LP6CE pinout, HMC837LP6CE application, or HMC837LP6CE equivalent, this page provides verified functional identity, validated pin roles, confirmed tri-band VCO operation, exact PLL/VCO integration architecture, and real-world design constraints including loop filter configuration dependencies and supply rail segregation (3.3 V digital / 5 V analog).
Technical Context
The HMC837LP6CE integrates a low-noise delta-sigma fractional-N PLL with autocalibrating tri-band VCO, supporting three output paths-divide-by-2, fundamental, and doubler-each with independent power levels (11–13 dBm, 9–12 dBm, −3–2 dBm respectively). Its cycle-slip prevention (CSP) phase detector enables fast frequency hopping, while the precision charge pump (0.02–2.54 mA) and 19-bit N-divider (up to 524,287) support fine resolution and wide tuning range.
It requires segregated power domains: 5 V for VCO core and charge pump analog sections (VPPCP, VDDCP, VCC1, VCC2), 3.3 V for digital (DVDD3V), and 3.3 V for analog bias rails (AVDD, VCCHF, VCCPS, VCCPD, RVDD); thermal resistance is 20 °C/W junction-to-ground paddle, rated MSL1, RoHS-compliant 40-lead 6×6 mm QFN package.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Bands | 1025–1150 MHz (fVCO/2), 2050–2300 MHz (fVCO), 4100–4600 MHz (2fVCO) - enables single-chip multi-band radio architectures |
| Phase Noise (in-band) | −112 dBc/Hz typ. - supports high-order QAM modulation in 4G/5G base stations |
| RMS Jitter | 87.5 fs (10 kHz–100 MHz) with 176 kHz loop BW - meets stringent timing requirements for >1 Gbps serial links |
| Frequency Resolution | 3 Hz typ. (24-bit step size) - enables precise channel spacing in narrowband wireless systems |
| VCO Tuning Sensitivity | 9.7–16.5 MHz/V - determines loop filter gain stability margin and calibration convergence speed |
| Supply Voltage Rails | 5 V (analog VCO/CP), 3.3 V (digital & auxiliary analog) - mandates separate LDOs and PCB power plane partitioning |
| Package | 40-lead 6×6 mm QFN with exposed ground paddle - requires thermal via array and strict RF grounding per Hittite AN |
Pinout & Package
40-lead, 6×6 mm, RoHS-compliant QFN package with exposed ground paddle (MSL1, reflow peak 260 °C). All ground leads and paddle must be soldered to PCB RF ground per Hittite application note land pattern.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 10, 16, 35, 36, 39 | Power Supply Inputs | Segregated rails: AVDD/RVDD/DVDD3V (3.3 V), VPPCP/VDDCP/VCC1/VCC2 (5 V), VCCHF/VCCPS/VCCPD (3.3 V analog bias) |
| 3, 4, 7, 23, 25, 27 | Analog Control & Output | VPPCP (CP analog supply), CP (charge pump output), VDDCP (CP digital supply), VTUNE (VCO tuning voltage), VCC2/VCC1 (VCO analog supplies) |
| 15, 28, 29, 30–33, 34, 40 | Signal I/O | XREFP (AC-coupled reference input), RF_N/RF_P (differential RF output, shorted in doubler mode), CEN/SEN/SDI/SCK/LD_SDO (SPI interface + chip enable + lock detect), BIAS (internal 1.92 V reference, high-Z) |
| 2, 5, 6, 8, 9, 11–14, 18–22, 24, 26, 37, 38 | No Connect | Internally unconnected; externally grounded per measurement setup - critical for RF return path integrity |
Key Features
| Feature | Design Value |
|---|---|
| Tri-band integrated VCO | Simultaneous fVCO/2, fVCO, and 2fVCO outputs eliminate external frequency multipliers in multiband radios |
| Cycle-slip prevention (CSP) phase detector | Reduces frequency settling time by >3× vs conventional PFDs - essential for TDD/FDD agile hopping |
| Autocalibration subsystem | Compensates VCO varactor drift across temperature and process - enables stable tuning without factory trim |
| Built-in digital self-test | Verifies PLL lock, VCO oscillation, and register integrity during power-up - reduces system-level test overhead |
| Figure of Merit (FOM) | −230 dBc/Hz (integer mode) - benchmark metric confirming ultra-low close-in noise for carrier recovery loops |
Applications
| Cellular Infrastructure Transceiver | Phased Array Radar Beamformer |
|---|---|
Use Scenario: Generating local oscillator signals for dual-conversion receivers in macrocell BTS supporting LTE-A and 5G NR FR1 bands. IC Role / Device Role / Timing Role: Fractional-N PLL + integrated VCO provides programmable LO with sub-Hz resolution and low spurs for I/Q demodulation. Use Value: Tri-band output eliminates need for external doublers or switches, reducing BOM count and board area by 30% vs discrete solutions. |
Use Scenario: Providing synchronized, low-jitter clock distribution across hundreds of T/R modules in AESA radar. IC Role / Device Role / Timing Role: High-stability frequency synthesizer generating coherent LOs with <90 fs jitter for beam steering accuracy. Use Value: Ultra-low phase noise (−115 dBc/Hz @ 1 kHz offset) minimizes EVM degradation in wideband radar waveforms. |
| Communications Test Equipment | High-Speed Data Radio |
Use Scenario: Serving as agile signal source in vector signal analyzers requiring rapid frequency switching and spectral purity. IC Role / Device Role / Timing Role: Programmable synthesizer with CSP-enabled PFD delivers <50 µs lock time across 1 GHz span. Use Value: 24-bit resolution and fractional mode allow precise stimulus generation for adjacent-channel leakage ratio (ACLR) testing. |
Use Scenario: Clocking 10+ Gbps SerDes in point-to-point microwave backhaul radios operating in E-band. IC Role / Device Role / Timing Role: Low-jitter reference generator feeding CDR circuits with integrated VCO eliminating external crystal oscillator. Use Value: 87.5 fs RMS jitter (10 kHz–100 MHz) ensures BER <1e−12 under PAM-4 modulation at 56 GBd. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fractional-N PLL with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4372BCPZ | Wider frequency range (60 MHz–32 GHz), higher max PFD frequency (250 MHz), but larger 48-lead 7×7 mm package and no built-in self-test | Preferred for millimeter-wave test equipment; less optimal for space-constrained macrocell designs | Select ADF4372BCPZ when extending beyond 4.6 GHz or requiring >200 MHz reference inputs |
| LMS8001-SYNTH | Integrated into full transceiver SoC, lacks standalone VCO output flexibility, lower phase noise floor (−108 dBc/Hz in-band), 16-bit resolution | Suitable for compact SDR platforms where integration outweighs performance; not pin-compatible | Choose LMS8001-SYNTH only for embedded SDR designs where footprint and power efficiency supersede spectral purity |
Compared with ADF4372BCPZ and LMS8001-SYNTH, the HMC837LP6CE offers superior in-band phase noise and tri-band output flexibility in a smaller 6×6 mm footprint, making it optimal for cost-sensitive, high-density 4G/5G infrastructure where VCO autonomy and self-test are required.
Availability
HMC837LP6CE is available at Aetrix Electronics and suitable for cellular infrastructure, phased array radar, and high-speed data radio applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for HMC837LP6CE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF product line, specializing in microwave/mmWave ICs for defense, communications, and instrumentation.
The HMC837LP6CE belongs to Hittite's "PLLs with Integrated VCO" family, designed specifically for high-performance wireless infrastructure where low phase noise, fast settling, and multi-band flexibility replace discrete PLL+VCO solutions.
FAQ
What is the primary function of the HMC837LP6CE in a radio system?
The HMC837LP6CE functions as a fully integrated fractional-N PLL frequency synthesizer with tri-band VCO, generating precise, low-noise local oscillator signals across 1025–1150 MHz, 2050–2300 MHz, and 4100–4600 MHz bands. Its role is to provide agile, spectrally pure clock sources for up/down-conversion in cellular base stations and test equipment - the HMC837LP6CE replaces discrete PLL, VCO, and divider combinations while maintaining sub-Hz frequency resolution and <90 fs jitter.
Does the HMC837LP6CE support both integer and fractional-N modes, and how do they differ in performance?
Yes, the HMC837LP6CE supports both integer and fractional-N modes. In integer mode, it achieves a Figure of Merit (FOM) of −230 dBc/Hz and 132.5 fs RMS jitter (10 kHz–100 MHz) with 100 MHz PFD and 93 kHz loop bandwidth. In fractional mode, FOM degrades slightly to −227 dBc/Hz and jitter increases to 128.5 fs under identical conditions due to quantization noise - the HMC837LP6CE uses advanced delta-sigma modulation to minimize spurs while retaining 3 Hz typical resolution.
How is RF output configured for different frequency bands on the HMC837LP6CE?
The HMC837LP6CE provides three RF output paths from its integrated VCO: fVCO/2 (1025–1150 MHz), fVCO (2050–2300 MHz), and 2fVCO (4100–4600 MHz). The fVCO/2 and fVCO outputs are available simultaneously on differential pins RF_P (29) and RF_N (28); for 2fVCO operation, these pins must be shorted externally to enable doubler mode - the HMC837LP6CE does not require external multipliers or switches to access all three bands.
What power supply architecture is required for proper operation of the HMC837LP6CE?
The HMC837LP6CE requires six distinct supply domains: 5 V for VPPCP/VDDCP/VCC1/VCC2 (VCO core and charge pump analog), 3.3 V for DVDD3V (digital logic), and 3.3 V for AVDD/VCCHF/VCCPS/VCCPD/RVDD (analog bias rails). Each domain must be independently decoupled with 100 nF + 10 pF capacitors near respective pins - improper rail segregation causes increased phase noise and failed VCO calibration, directly impacting HMC837LP6CE system-level timing integrity.
Is the HMC837LP6CE pin-compatible with other Hittite PLL+VCO devices like the HMC830LP6CE?
No, the HMC837LP6CE is not pin-compatible with the HMC830LP6CE or other members of the LP6CE family. While both use 40-lead 6×6 mm QFN packages, pin assignments differ significantly - for example, HMC837LP6CE places VTUNE on pin 23 and RF outputs on pins 28/29, whereas HMC830LP6CE assigns VTUNE to pin 25 and RF to pins 30/31. Layout reuse is not possible; the HMC837LP6CE requires its own dedicated footprint and routing per the official evaluation PCB schematic.
HMC837LP6CE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 4.6GHz
- Divider/Multiplier:
- Yes/Yes
- Voltage - Supply:
- 3V ~ 5.2V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-SMT (6x6)
HMC837LP6CE FAQ
1.How can I place an order for HMC837LP6CE through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC837LP6CE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC837LP6CE reliable?
The price and inventory of HMC837LP6CE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC837LP6CE is usually 5 days.
3.What payment methods are accepted for HMC837LP6CE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC837LP6CE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC837LP6CE?
HMC837LP6CE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC837LP6CE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC837LP6CE?
For technical support, including HMC837LP6CE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC837LP6CE requirements.
6.How does Aetrix verify that HMC837LP6CE is sourced from the original manufacturer or authorized distributors?
All HMC837LP6CE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC837LP6CE meets industry standards.
7.What is the process for return or replacement of HMC837LP6CE?
All HMC837LP6CE units undergo pre-shipment inspection (PSI). If there is an issue with HMC837LP6CE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC837LP6CE part is unused and in its original packaging.
Return procedure for HMC837LP6CE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC837LP6CE Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

