Analog Devices Inc. HMC856LC5
- Part No.:
- HMC856LC5
- Manufacturer:
- Analog Devices Inc.
- Category:
- Delay Lines
- Package:
- 32-TFCQFN Exposed Pad
- Datasheet:
-
HMC856LC5.pdf
- Description:
- IC DELAY LINE 100PS 32SMT
- Quantity:
- Payment:

- Shipping:

Inventory:1,936
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC856LC5 from Analog Devices is a 5-bit digital time delay IC designed for high-speed timing compensation and clock skew management in serial data paths. It delivers 28 Gbps data rate support, 3 ps delay resolution, 92 ps maximum control range, and programmable differential output voltage swing from 500 mV p-p to 1350 mV p-p using a single −3.3 V supply. It is deployed in SONET OC-192 systems and broadband test equipment where precise sub-100 ps delay tuning is required.
For engineers reviewing the HMC856LC5 datasheet, HMC856LC5 pinout, HMC856LC5 application, or HMC856LC5 equivalent, key selection criteria include CML-compatible 28 Gbps operation, on-chip 50 Ω input/output termination, temperature-stable monotonic delay, VR-controlled output amplitude, and LCC package thermal performance at −40°C to +85°C.
Technical Context
The HMC856LC5 implements a fully monotonic 5-bit digital delay architecture with 3 ps step resolution and total propagation delay ranging from 255 ps to 347 ps. Its CML interface uses on-die 50 Ω terminations for I+/I− and O+/O−, and 600 Ω terminations for B4±–B0± control inputs referenced to positive supply ground.
Delay stability is maintained across temperature (±9 ps variation at +85°C, ±8 ps at −40°C) and supply voltage (±3 ps over −3.7 V to −2.9 V), enabled by internal compensation. The VR pin adjusts differential output swing while simultaneously affecting rise/fall time (20/18 ps typical) and power consumption (185 mA typical at −3.3 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 28 Gbps - supports full-rate NRZ signaling in OC-192 and 28G PAM4 interconnects without retiming. |
| Delay Resolution | 3 ps - enables fine-grained skew alignment in multi-lane SerDes or parallel clock distribution. |
| Delay Control Range | 92 ps - covers typical board-level trace mismatch and jitter budget margins in high-speed backplanes. |
| Output Swing | 500–1350 mV p-p programmable via VR pin - compensates for channel loss while maintaining CML logic compatibility. |
| Rise/Fall Time | 20 ps / 18 ps (20%–80%) - preserves signal integrity and eye opening at 28 Gbps with minimal ISI. |
| Power Consumption | 610 mW typical (185 mA @ −3.3 V) - optimized for dense RF/microwave module integration with thermal constraints. |
| Supply Voltage | −3.3 V (−3.7 V to −2.9 V operating range) - single negative rail simplifies biasing in mixed-signal test instrumentation. |
Pinout & Package
Package: 5 mm × 5 mm, 32-terminal ceramic leadless chip carrier (LCC), HE-32-1, with exposed paddle connected to VEE (−3.3 V). RoHS-compliant, MSL3 rated.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I+, I− | Differential Data Inputs | CML inputs with on-chip 50 Ω termination to GND; accept ac/dc-coupled 28 Gbps signals. |
| O+, O− | Differential Data Outputs | CML outputs with source-terminated 50 Ω; drive 50 Ω grounded loads directly without external resistors. |
| B0+ to B4+ | Digital Delay Control Inputs | 5-bit differential CML bus (600 Ω to positive rail); sets 0–31 delay steps with monotonic response. |
| B0− to B4− | Digital Delay Control Inputs | Complementary inputs for noise-immune delay programming; require matched routing. |
| VR | Output Level Control | Analog voltage input (−1.2 V to +0.4 V) that scales differential output swing and adjusts power/rise-fall trade-off. |
| VB | DC Bias Reference | Must be tied to GND; establishes internal bias point for CML core and VR regulation. |
| VEE (Pins 27, 30, EPAD) | Negative Supply | All three VEE connections and exposed paddle must be low-inductance paths to −3.3 V for thermal and signal integrity. |
| GND (Pins 1, 4, 5, 11, 14, 20, 21, 24, 26, 31) | Signal & Supply Ground | 10 dedicated ground terminals minimize ground bounce; require direct low-impedance connection to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Monotonic 5-bit delay control | Guarantees no delay reversal across temperature/voltage; essential for deterministic timing closure in production systems. |
| On-chip 50 Ω CML termination | Eliminates need for external resistors on I+/I− and O+/O−, reducing layout complexity and parasitic uncertainty. |
| Programmable output amplitude (VR) | Enables dynamic loss compensation in variable-length channels without changing hardware or firmware logic. |
| Stable 28 Gbps operation | Validated with PRBS2^15 at full rate; meets SONET OC-192 jitter specs (≤2 ps p-p deterministic, ≤0.2 ps rms random). |
| LCC thermal design | θJC = 30°C/W with exposed paddle to VEE; sustains continuous operation at 85°C ambient in compact RF modules. |
Applications
| SONET OC-192 Timing Compensation | High-Speed Serial Logic Skew Correction |
|---|---|
|
Use Scenario: Aligning transmit/receive clock edges across multiple OC-192 line cards in telecom aggregation routers. IC Role / Device Role / Timing Role: Precision digital delay element inserted in clock distribution path to nullify trace length mismatches up to 92 ps. Use Value: Enables bit-error-free operation at 28 Gbps without requiring custom PCB revisions or manual trimming. |
Use Scenario: Compensating inter-lane skew in 16-lane 28 Gbps SerDes interfaces for FPGA-to-ASIC interconnects. IC Role / Device Role / Timing Role: Per-lane programmable delay block synchronized via shared B4–B0 control bus to equalize lane arrival times. Use Value: Reduces eye closure by >30% at 28 Gbps, improving margin for PAM4 decision feedback equalization. |
| Clock and Data Recovery (CDR) Calibration | Broadband Test Instrumentation |
|
Use Scenario: Providing calibrated delay offsets during CDR loop calibration in high-end oscilloscopes and bit error ratio testers. IC Role / Device Role / Timing Role: Reference delay generator with 3 ps resolution used to sweep phase alignment between recovered clock and data. Use Value: Enables sub-unit-interval jitter decomposition and accurate TIE measurement down to 100 fs resolution. |
Use Scenario: Signal conditioning stage in modular RF signal generators and vector network analyzers supporting >20 GHz bandwidth. IC Role / Device Role / Timing Role: Wideband delay element in stimulus path to introduce known phase shifts for S-parameter de-embedding. Use Value: Maintains flat group delay (<±2 ps) and return loss >10 dB up to 12 GHz, critical for calibration accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital time delay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC987LP5E | 6-bit resolution (1 ps step), 40 Gbps max, −5 V supply, same LCC package but different pinout and VR implementation. | Higher resolution and speed; requires redesigned power delivery and control interface; not drop-in. | Select when 1 ps resolution or >28 Gbps operation is mandatory; verify VR biasing and Bx± termination compatibility. |
| LMK04832 | Integrated jitter cleaner + programmable delay; 12-bit delay (12.5 ps min step), LVDS/LVPECL outputs, +3.3 V supply. | Combines delay with clock cleaning; lower resolution and bandwidth; incompatible CML interface and supply polarity. | Choose when system-level jitter reduction is needed alongside delay; not suitable for direct CML 28 Gbps signal path insertion. |
Compared with HMC856LC5, HMC987LP5E offers finer delay granularity and higher bandwidth but demands full schematic and layout rework, while LMK04832 provides integrated clock conditioning at the cost of resolution, speed, and interface compatibility-neither serves as a pin- or function-compatible replacement.
Availability
HMC856LC5 is available at Aetrix Electronics and suitable for SONET OC-192 infrastructure, high-speed serial test equipment, and broadband instrumentation requiring stable component supply with guaranteed long-term availability and MSL3 handling compliance.
Supply support for HMC856LC5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The HMC856LC5 belongs to Analog Devices' Hittite Microwave product line, engineered specifically for microwave and millimeter-wave timing, delay, and signal conditioning in test, defense, and optical transport systems.
FAQ
What is the absolute maximum delay range achievable with the HMC856LC5?
The HMC856LC5 provides a total delay control range of 92 ps with 3 ps resolution across its 5-bit control word (0–31 steps). The minimum propagation delay is 255 ps, and maximum is 347 ps at 25°C. Temperature variation adds ±9 ps at +85°C and ±8 ps at −40°C, all verified per Rev. D datasheet Table 1 and Figure 20. This range is fixed for the HMC856LC5 and cannot be extended beyond the specified 5-bit encoding.
Can the HMC856LC5 operate with a positive supply voltage?
No, the HMC856LC5 requires a single negative supply of −3.3 V (operating range −3.7 V to −2.9 V) applied to VEE pins and the exposed paddle. Its CML circuitry is designed for negative-rail operation with inputs and outputs referenced to ground. Applying a positive supply violates Absolute Maximum Ratings (Table 2) and will cause permanent damage. The HMC856LC5 does not support dual-supply or positive-supply configurations.
How is the VR pin used to adjust output voltage swing in the HMC856LC5?
The VR pin on the HMC856LC5 accepts an analog voltage from −1.2 V to +0.4 V to scale the differential output swing between 500 mV p-p and 1350 mV p-p. At VR = 0 V, output is typically 1130 mV p-p; increasing VR raises swing but also increases rise/fall time and current draw (e.g., 4.25 mA at VR = 0.4 V). VR must be driven by a low-noise, stable voltage source-direct connection to GND via JP1 is recommended for nominal operation per Figure 25 and Applications Information section.
Is the HMC856LC5 pin-compatible with other devices in the HMC856 family?
Yes, all HMC856 variants-including HMC856LC5, HMC856LC5TR, and HMC856LC5TR-R5-share identical pinout, package (HE-32-1 LCC), and electrical interface per Ordering Guide and Pin Configuration (Figure 3). Differences are limited to packaging format (tape-and-reel vs. cut tape) and quantity (R5 = 500-piece reel); no functional or pinout variation exists between these ordering options of the HMC856LC5.
What is the role of the VB pin on the HMC856LC5, and how must it be connected?
The VB pin on the HMC856LC5 is a DC bias reference terminal that must be connected directly to ground (GND) to establish correct internal operating points for the CML core and VR regulation circuitry. Leaving VB floating or connecting it to any other potential violates the Interface Schematics (Figure 8) and General Description, causing undefined output behavior and potential device malfunction. This requirement is explicitly stated in Table 3 and Figure 25 of the HMC856LC5 datasheet Rev. D.
HMC856LC5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-TFCQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Programmable
- Delay to 1st Tap:
- -
- Tap Increment:
- 3 ps
- Available Total Delays:
- 100ps
- Number of Independent Delays:
- 1
- Voltage - Supply:
- -2.9V ~ -3.7V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-CLCC (5x5)
HMC856LC5 FAQ
1.How can I place an order for HMC856LC5 through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC856LC5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC856LC5 reliable?
The price and inventory of HMC856LC5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC856LC5 is usually 5 days.
3.What payment methods are accepted for HMC856LC5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC856LC5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC856LC5?
HMC856LC5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC856LC5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC856LC5?
For technical support, including HMC856LC5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC856LC5 requirements.
6.How does Aetrix verify that HMC856LC5 is sourced from the original manufacturer or authorized distributors?
All HMC856LC5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC856LC5 meets industry standards.
7.What is the process for return or replacement of HMC856LC5?
All HMC856LC5 units undergo pre-shipment inspection (PSI). If there is an issue with HMC856LC5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC856LC5 part is unused and in its original packaging.
Return procedure for HMC856LC5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC856LC5 Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

