Analog Devices Inc. HMC966LP4ETR
- Part No.:
- HMC966LP4ETR
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
HMC966LP4ETR.pdf
- Description:
- IC MMIC IQ DOWNCONVERTER 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,070
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC966LP4ETR from Analog Devices (formerly Hittite Microwave) is a GaAs MMIC I/Q downconverter IC designed for RF front-end signal translation in microwave receivers. It operates across 17–20 GHz RF, 7.5–11.75 GHz LO, and DC–3.5 GHz IF bands, delivering 14 dB small-signal conversion gain, 2.5 dB noise figure, and 40 dBc image rejection - enabling high-fidelity quadrature demodulation in point-to-point radio and EW systems.
For engineers reviewing the HMC966LP4ETR datasheet, HMC966LP4ETR pinout, HMC966LP4ETR application, or HMC966LP4ETR equivalent, this device requires attention to its 24-lead 4×4 mm QFN package, external 90° IF hybrid requirement, dual-supply biasing (VDRF/VDLO1/VDLO2), and RF/LO/IF AC-coupled 50 Ω interfaces for optimal sideband suppression and thermal noise mitigation.
Technical Context
The HMC966LP4ETR integrates a GaAs-based LNA followed by an image-reject mixer driven by an active x2 LO multiplier, eliminating the need for post-LNA image filtering. Its architecture inherently suppresses thermal noise at the image frequency while providing separate I and Q IF outputs.
Operation requires external 90° hybrid coupling at IF to select upper or lower sideband; amplitude balance (0.5 dB typ.) and phase balance (17° typ.) are specified without that hybrid. All RF, LO, and IF ports are AC-coupled and impedance-matched to 50 Ω, with dedicated ground paddle and 9 GND pins for RF integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 17–20 GHz - supports E-band point-to-point links and military radar front-ends |
| LO Frequency Range | 7.5–11.75 GHz - enables fundamental LO drive with x2 multiplication for RF band coverage |
| IF Bandwidth | DC–3.5 GHz - allows baseband and wideband IF processing including digital predistortion feedback |
| Conversion Gain | 14 dB typical - reduces need for downstream IF amplification in receiver chains |
| Noise Figure | 2.5 dB typical - preserves SNR in low-SNR EW and satellite receive applications |
| Image Rejection | 40 dBc typical - eliminates discrete image filter, simplifying PCB layout and reducing insertion loss |
| Input IP3 | 0 dBm typical - supports moderate interference environments without compression |
| Supply Current | 200 mA total at 3.5 V - defines thermal management requirements for dense RF modules |
Pinout & Package
Package: 24-lead, 4 mm × 4 mm, leadless RoHS-compliant QFN with exposed ground paddle (16 mm² footprint). Thermal performance relies on soldered paddle connection to PCB ground plane via ≥6 thermal vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 6, 7, 10–12, 15, 18–22 | N/C | Internally unconnected; must be externally grounded per RF layout best practices |
| 3 | VDRF | 3.5 V DC supply for RF LNA stage - requires local 10 nF + 100 pF bypassing |
| 4 | VDLO2 | 3.5 V DC supply for second-stage LO amplifier - independent biasing improves LO chain linearity |
| 5 | VDLO1 | 3.5 V DC supply for first-stage LO amplifier - enables precise LO drive level control |
| 8 | LO | AC-coupled 50 Ω LO input - accepts +6 dBm drive; internal x2 multiplier generates required LO harmonic |
| 9, 13, 17, 24 | GND | RF/DC ground terminals - must connect directly to ground plane; combined with exposed paddle for <0.5 Ω ground impedance |
| 14, 16 | IF1 / IF2 | DC-coupled quadrature IF outputs - support DC-coupled ADC interfacing if current ≤3 mA per port |
| 23 | RF | AC-coupled 50 Ω RF input - matched for minimal reflection across full 17–20 GHz band |
Key Features
| Feature | Design Value |
|---|---|
| Integrated image-reject architecture | Removes need for external image filter, reducing component count and board area by >30% vs. hybrid assemblies |
| Active x2 LO multiplier | Enables use of lower-frequency, higher-power LO sources - improves system-level phase noise and spurious performance |
| Separate LNA and mixer bias supplies | Allows independent optimization of RF gain/noise and LO drive linearity - critical for dynamic range preservation |
| 24-pin 4×4 mm QFN package | Provides 60% smaller footprint than legacy hybrid IRMs while maintaining full RF performance and SMT manufacturability |
| DC–3.5 GHz IF bandwidth | Supports zero-IF and complex IF architectures for software-defined radio and broadband satellite modems |
Applications
| Point-to-Point Radio | Military Radar Receivers |
|---|---|
Use Scenario: High-capacity 60 GHz backhaul link using 17–20 GHz carrier with QPSK modulation. IC Role / Device Role / Timing Role: I/Q downconverter translating RF to baseband I/Q signals for direct sampling ADCs. Use Value: 40 dBc image rejection eliminates image filter, preserving signal integrity and reducing group delay variation across channel bandwidth. |
Use Scenario: Pulse-Doppler radar front-end operating in E-band for target discrimination. IC Role / Device Role / Timing Role: Image-reject mixer in superheterodyne receiver chain, rejecting clutter-induced image responses. Use Value: 2.5 dB noise figure maintains detection sensitivity against thermal noise floor in low-PRI operation. |
| Satellite Communications | Electronic Warfare (EW) |
Use Scenario: Ka-band satellite uplink monitor receiving 17–20 GHz downlink signals for spectral analysis. IC Role / Device Role / Timing Role: Wideband IF output (DC–3.5 GHz) feeds real-time spectrum analyzer with 100 MHz instantaneous bandwidth. Use Value: DC-coupled IF1/IF2 outputs enable true zero-IF capture without DC offset drift compensation circuitry. |
Use Scenario: ELINT receiver detecting and characterizing pulsed radar emitters in contested spectrum. IC Role / Device Role / Timing Role: Front-end downconverter providing high dynamic range and sideband-selectable IF output. Use Value: 0 dBm input IP3 and 14 dB gain allow simultaneous reception of weak and strong signals without compression-induced intermodulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/Q downconverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC1040LP4E | Wider RF band (13–20 GHz), lower conversion gain (10 dB typ.), same 4×4 mm package | Better suited for multi-band systems requiring 13–17 GHz coverage; trades gain for bandwidth | Select when broader RF coverage outweighs need for maximum conversion gain |
| ADMV1013ACPZ | SiGe BiCMOS, integrated LO synthesizer, 24–44 GHz RF, no external LO multiplier needed | Reduces external component count but requires different LO architecture and consumes more power (320 mA) | Choose for fully integrated transceiver designs where LO generation complexity must be minimized |
Compared with HMC1040LP4E and ADMV1013ACPZ, the HMC966LP4ETR delivers superior image rejection (40 dBc) and optimized gain-noise trade-off specifically for fixed 17–20 GHz E-band receivers, making it preferred for high-performance, size-constrained EW and satellite terminal applications.
Availability
HMC966LP4ETR is available at Aetrix Electronics and suitable for point-to-point radio, military radar receivers, and satellite communications systems requiring stable component supply, consistent RF performance across temperature, and long-term obsolescence management.
Supply support for HMC966LP4ETR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and maintains its high-frequency RF portfolio, specializing in GaAs and SiGe MMIC solutions for defense, aerospace, and communications.
The HMC966LP4ETR belongs to Hittite's IRM (Image Reject Mixer) product line, engineered for compact, high-performance microwave downconversion in space- and power-constrained EW, radar, and SATCOM platforms.
FAQ
What is the required LO drive level for optimal performance of the HMC966LP4ETR?
The HMC966LP4ETR is characterized at +6 dBm LO drive, delivering 14 dB conversion gain and 40 dBc image rejection. LO drive between +2 dBm and +6 dBm is supported; gain increases ~1 dB per 2 dB LO increase, but IP3 degrades above +6 dBm. The internal x2 multiplier means the applied LO frequency must be half the desired mixing frequency - e.g., 9.0 GHz LO input yields 18.0 GHz RF conversion.
Does the HMC966LP4ETR require an external 90° hybrid, and why?
Yes, the HMC966LP4ETR requires an external 90° hybrid at the IF outputs to combine I and Q signals and select either upper or lower sideband. The device provides separate IF1 and IF2 outputs with 0.5 dB amplitude and 17° phase imbalance (measured without hybrid); the hybrid corrects imbalance and enables sideband suppression exceeding 40 dBc in final implementation.
Can the HMC966LP4ETR operate with DC-coupled IF outputs?
Yes - both IF1 and IF2 pins are DC-coupled and support true zero-IF operation. However, each port must not sink or source more than 3 mA DC current to avoid malfunction or damage. For AC-coupled applications, a series capacitor sized for the lowest IF frequency (e.g., 100 pF for 1 GHz) is recommended.
What is the thermal management requirement for the HMC966LP4ETR?
The HMC966LP4ETR dissipates ~700 mW (3.5 V × 200 mA) and uses a 4×4 mm QFN with exposed ground paddle. Reliable operation requires soldering the paddle to a solid copper ground plane with ≥6 thermal vias (0.3 mm diameter) connecting to inner/ground layers. Board layout must follow RF thermal guidelines to maintain junction temperature below +85°C under continuous operation.
How does the HMC966LP4ETR achieve image rejection without an external filter?
The HMC966LP4ETR achieves image rejection via integrated quadrature architecture: the LNA feeds an image-reject mixer core that combines RF and LO-derived quadrature signals. This topology cancels the image frequency mathematically before IF output, delivering 40 dBc rejection across 17–20 GHz - eliminating the need for bulky, lossy external image filters typically required after conventional mixers.
HMC966LP4ETR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- RF Type:
- General Purpose
- Frequency:
- 17GHz ~ 20GHz
- Number of Mixers:
- 1
- Gain:
- 14dB
- Noise Figure:
- 2.5dB
- Secondary Attributes:
- Down Converter
- Current - Supply:
- 160mA
- Voltage - Supply:
- 3.5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
HMC966LP4ETR FAQ
1.How can I place an order for HMC966LP4ETR through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC966LP4ETR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC966LP4ETR reliable?
The price and inventory of HMC966LP4ETR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC966LP4ETR is usually 5 days.
3.What payment methods are accepted for HMC966LP4ETR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC966LP4ETR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC966LP4ETR?
HMC966LP4ETR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC966LP4ETR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC966LP4ETR?
For technical support, including HMC966LP4ETR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC966LP4ETR requirements.
6.How does Aetrix verify that HMC966LP4ETR is sourced from the original manufacturer or authorized distributors?
All HMC966LP4ETR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC966LP4ETR meets industry standards.
7.What is the process for return or replacement of HMC966LP4ETR?
All HMC966LP4ETR units undergo pre-shipment inspection (PSI). If there is an issue with HMC966LP4ETR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC966LP4ETR part is unused and in its original packaging.
Return procedure for HMC966LP4ETR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC966LP4ETR Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
