My Inquiry
My Account
Microchip Technology HV9708PJ-G
- Part No.:
- HV9708PJ-G
- Manufacturer:
- Microchip Technology
- Category:
- Shift Registers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
HV9708PJ-G.pdf
- Description:
- IC 32BIT SRL CMOS 80V 44PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,652
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HV9708PJ-G from Supertex Inc. is a 32-channel serial-to-parallel converter with high-voltage push-pull outputs, designed for driving AC electroluminescent (EL) displays. It features 5.0V CMOS-compatible inputs, 8.0MHz shift register speed, latched data outputs, and output voltage capability up to 80V. Its HVCMOS® process enables efficient power recovery via internal diode to VPP.
For engineers reviewing the HV9708PJ-G datasheet, HV9708PJ-G pinout, HV9708PJ-G application, or HV9708PJ-G equivalent, key selection considerations include its 44-lead PLCC package, 32 independent high-voltage push-pull outputs, polarity/blanking control logic, and compatibility with cascaded display driver architectures requiring stable 80V sourcing/sinking.
Technical Context
The HV9708PJ-G integrates a 32-bit shift register, 32 individual latches, and dedicated control logic for polarity selection and output blanking. Data shifts on the rising edge of CLK, with forward/reverse shifting options enabled by the POL input. The DATA OUT pin reflects the state of HVOUT32, supporting daisy-chained configurations.
Output drive capability is defined by VOH ≥52V (sourcing, IOH = –20mA) and VOL ≤4.0V (sinking, IOL = 5.0mA), with VPP operating range from 8.0V to 80V and VDD from 4.5V to 5.5V. Latch Enable (LE) controls synchronous transfer from shift register to output latches, decoupling shift and latch operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 32 independent high-voltage push-pull outputs (HVOUT1–HVOUT32) |
| VPP operating range | 8.0V to 80V - sets maximum load drive voltage for EL/plasma panel applications |
| Shift register speed | 8.0MHz max clock frequency - supports fast serial data loading for large display matrices |
| Logic supply (VDD) | 4.5V to 5.5V - ensures compatibility with standard 5V CMOS microcontrollers and FPGAs |
| Output delay (tON/tOFF) | ≤500ns - guarantees tight timing alignment between latch enable and high-voltage output transitions |
| Input compatibility | 5.0V CMOS - eliminates need for level-shifting circuitry when interfacing with mainstream logic |
| Power recovery | Internal diode to VPP - reduces system power loss during inductive load switching in EL drivers |
Pinout & Package
Package: 44-lead PLCC (Plastic Leaded Chip Carrier), 0.653″ × 0.653″ body, 0.050″ pitch, RoHS-compliant (-G suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HVOUT1–HVOUT32 | High-voltage push-pull output | Each drives connected load to either GND or VPP rail; supports bidirectional current flow for AC EL excitation |
| DATA IN | Serial data input | Accepts 32-bit serial stream synchronized to CLK rising edge; LSB-first or MSB-first per design configuration |
| DATA OUT | Serial data output | Reflects bit shifted out of HVOUT32 position; enables cascading multiple HV9708PJ-G devices |
| CLK | Shift register clock | Rising-edge triggered; determines maximum data throughput rate (up to 8.0MHz) |
| LATCH ENABLE (LE) | Latch control input | High level transfers shift register contents to output latches; low level holds latched state while new data loads |
| POLARITY (POL) | Output polarity control | Selects forward or reverse shift direction; critical for optimizing AC waveform symmetry in EL drivers |
| BLANKING (BL) | Output disable control | Asserted high disables all HVOUTs simultaneously - used for global display blanking or power gating |
| VPP | High-voltage supply rail | Primary power source for HV outputs; must be applied after VDD and remain ≥VDD during operation |
| VDD | Logic supply rail | Supplies internal logic and interface circuitry; must be stable 5V before VPP application |
| GND | Common reference | Shared ground for logic and high-voltage sections; requires low-impedance layout to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| HVCMOS® process technology | Enables integrated high-voltage operation with low leakage and robust ESD tolerance in 44-PLCC package |
| Diode-based VPP power recovery | Recycles reactive energy from capacitive EL loads, reducing average VPP supply current and thermal stress |
| Latched parallel outputs | Decouples serial data loading from output update timing - allows continuous display refresh without flicker |
| Forward/reverse shift capability | Supports bidirectional data propagation for flexible display mapping and dynamic waveform inversion |
| CMOS-compatible 5V inputs | Direct interface with microcontrollers, CPLDs, and ASICs without external level translators or pull-ups |
Applications
| AC Electroluminescent Display Driver | Plasma Panel Segment Driver |
|---|---|
Use Scenario: Driving segmented backlights in industrial control panels and medical device interfaces using thin-film EL lamps. IC Role / Device Role / Timing Role: Serial-to-parallel converter providing synchronized 32-channel AC voltage excitation at 400Hz–2kHz. Use Value: Eliminates discrete high-voltage transistors and timing controllers; leverages internal polarity control for precise waveform shaping. | Use Scenario: Addressing row/column electrodes in monochrome plasma display modules for point-of-sale terminals. IC Role / Device Role / Timing Role: High-voltage segment driver delivering controlled 60–80V pulses with <500ns output delay for fast pixel addressing. Use Value: Reduces BOM count versus discrete MOSFET arrays; blanking input enables rapid screen clearing between frames. |
| Vacuum Fluorescent Display (VFD) Grid Driver | Large-Matrix LCD Backlight Controller |
Use Scenario: Supplying grid bias voltage to multiplexed VFDs in automotive instrument clusters requiring wide temperature operation. IC Role / Device Role / Timing Role: High-side switch array sourcing up to 20mA per channel at –40°C to +85°C ambient. Use Value: Maintains consistent brightness across temperature via stable VOH/VOL specs; no external heat sinking required at 1200mW max dissipation. | Use Scenario: Controlling edge-lit LED backlight segments in large-format industrial LCDs using capacitive coupling networks. IC Role / Device Role / Timing Role: High-voltage sink/source driver enabling PWM dimming of 32 independent backlight zones. Use Value: Internal latch enable allows independent zone update without disrupting active display content; DATA OUT supports multi-chip synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage serial-to-parallel driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16823ATL+T | 8-channel, 40V max output; integrated boost controller; I²C interface instead of SPI/serial | Targeted at LED driver ICs with current regulation; lacks polarity/blanking logic and 32-channel scale | Choose for compact, regulated LED systems where channel count and AC waveform control are secondary |
| TLC5940IPWP | 16-channel, 17V max output; constant-current sink only; no high-voltage sourcing capability | Designed for grayscale LED PWM control; incompatible with AC-driven EL or plasma loads | Choose only for low-voltage, current-sink LED matrix applications requiring dot-correction and grayscale |
Compared with MAX16823ATL+T and TLC5940IPWP, the HV9708PJ-G uniquely delivers 32-channel, bidirectional 80V push-pull drive with polarity-selectable shift direction and blanking - essential for AC-coupled electroluminescent and plasma display systems requiring precise waveform control and high channel density.
Availability
HV9708PJ-G is available at Aetrix Electronics and suitable for AC electroluminescent display drivers, plasma panel segment drivers, and vacuum fluorescent display grid drivers requiring stable component supply and long-term industrial availability.
Supply support for HV9708PJ-G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Supertex Inc. was a U.S.-based semiconductor company specializing in high-voltage analog and mixed-signal ICs, acquired by Microchip Technology in 2017. Known for HVCMOS® process innovation and rugged display driver solutions.
The HV9708PJ-G belongs to Supertex's high-voltage display driver product line, engineered specifically for AC-excited electroluminescent and plasma panel applications demanding reliable 80V push-pull output performance in industrial temperature environments.
FAQ
What is the maximum safe VPP voltage for continuous operation of the HV9708PJ-G?
The HV9708PJ-G supports a recommended VPP operating range of 8.0V to 80V. While its absolute maximum rating is +90V, sustained operation above 80V risks exceeding thermal limits and degrading reliability. The device's VOH specification (≥52V at –20mA) and internal power dissipation limit (1200mW) confirm 80V as the validated upper bound for stable, long-term use in EL and plasma applications. Always observe the power-up sequence: ground → VDD → inputs → VPP.
Does the HV9708PJ-G support daisy-chaining with other HV9708PJ-G devices?
Yes, the HV9708PJ-G supports daisy-chaining via its dedicated DATA OUT pin, which mirrors the state of HVOUT32. When cascading, the DATA OUT of one HV9708PJ-G connects to the DATA IN of the next, with shared CLK, LE, POL, and BL signals. This architecture enables expansion beyond 32 channels while maintaining synchronized latch timing across all devices - critical for uniform illumination in large-area EL displays.
How does the POLARITY (POL) input affect the HV9708PJ-G shift register behavior?
The POL input on the HV9708PJ-G selects forward or reverse shift direction in the 32-bit register. When POL = low, data shifts clockwise (HVOUT1 ← HVOUT2 ← … ← HVOUT32); when POL = high, it shifts counter-clockwise (HVOUT1 → HVOUT2 → … → HVOUT32). This feature enables dynamic waveform inversion for AC-driven EL lamps, improving luminance uniformity and reducing electrode fatigue - a capability not found in standard shift-register drivers.
Can the HV9708PJ-G drive both sourcing and sinking loads simultaneously on different outputs?
Yes, each of the 32 HVOUT pins on the HV9708PJ-G operates as an independent push-pull stage capable of sourcing current to VPP or sinking to GND based on latched data state. Outputs can be configured heterogeneously: e.g., HVOUT1 sourcing while HVOUT2 sinking, enabling true AC drive across individual EL segments. This dual-mode operation is intrinsic to the HVCMOS® output structure and requires no external components or mode-setting registers.
What is the purpose of the internal diode connected to VPP in the HV9708PJ-G?
The internal diode from HVOUT nodes to VPP in the HV9708PJ-G enables passive power recovery during capacitive load discharge - particularly beneficial for AC electroluminescent lamps. When an output switches from VPP to GND, stored charge flows back through this diode into the VPP rail instead of dissipating as heat. This reduces average VPP supply current (specified as ≤100µA quiescent), lowers thermal load, and improves overall system efficiency without requiring external recovery circuitry.
HV9708PJ-G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Shift Register
- Output Type:
- Push-Pull
- Number of Elements:
- 1
- Number of Bits per Element:
- 32
- Function:
- Serial to Parallel
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
HV9708PJ-G FAQ
1.How can I place an order for HV9708PJ-G through Aetrix?
Please submit a Request for Quotation (RFQ) for HV9708PJ-G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HV9708PJ-G reliable?
The price and inventory of HV9708PJ-G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HV9708PJ-G is usually 5 days.
3.What payment methods are accepted for HV9708PJ-G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HV9708PJ-G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HV9708PJ-G?
HV9708PJ-G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HV9708PJ-G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HV9708PJ-G?
For technical support, including HV9708PJ-G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HV9708PJ-G requirements.
6.How does Aetrix verify that HV9708PJ-G is sourced from the original manufacturer or authorized distributors?
All HV9708PJ-G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HV9708PJ-G meets industry standards.
7.What is the process for return or replacement of HV9708PJ-G?
All HV9708PJ-G units undergo pre-shipment inspection (PSI). If there is an issue with HV9708PJ-G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HV9708PJ-G part is unused and in its original packaging.
Return procedure for HV9708PJ-G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HV9708PJ-G Tags
-
SN74HC164DR
Texas Instruments
-
SN74HC595DR
Texas Instruments
-
74HC595PW,118
Nexperia USA Inc.
-
SN74HC165PWR
Texas Instruments
-
HEF4094BT,653
Nexperia USA Inc.
-
74HC595D,118
Nexperia USA Inc.
-
SN74HC595PWR
Texas Instruments
-
74HC165D,653
Nexperia USA Inc.
-
SN74LV165APWR
Texas Instruments
-
74HC595BQ,115
Nexperia USA Inc.
-
74HC165BQ,115
Nexperia USA Inc.
-
CD4094BPWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
