Microchip Technology HV9982K6-G
- Part No.:
- HV9982K6-G
- Manufacturer:
- Microchip Technology
- Category:
- LED Drivers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HV9982K6-G.pdf
- Description:
- IC LED DRIVER CTRLR PWM 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HV9982K6-G from Microchip Technology is a three-channel, closed-loop, peak-current-mode PWM LED driver IC designed to control constant-output-current buck, boost, or SEPIC converters. It delivers ±0.2A/±0.4A gate drive for external N-channel MOSFETs, supports 120° out-of-phase switching at 1/12th of an external clock frequency, and integrates output short-circuit, over-voltage, and hiccup-mode protection. It is engineered for RGB backlight and multi-string white-LED lighting systems.
For engineers reviewing the HV9982K6-G datasheet, HV9982K6-G pinout, HV9982K6-G application, or HV9982K6-G equivalent, key selection considerations include its triple-channel current regulation architecture, programmable slope compensation, analog/PWM dimming flexibility, 40-V input tolerance, and 40-lead QFN thermal performance (θJA = 24°C/W).
Technical Context
The HV9982K6-G implements independent peak-current-mode control per channel with transconductance op-amps (Gm = 600 µA/V, GBW = 1 MHz) and tri-state outputs referenced to individual REF pins (0–1.25 V range). Each channel uses dedicated CS, COMP, FDBK, OVP, FLT, and GATE terminals with 100 ns leading-edge blanking and 12R:1R feedback divider for stable loop response.
Switching is synchronized to an external TTL-compatible CLK signal; channels operate at fCLK/12 with 120° phase offsets to minimize input ripple. Fault management employs a user-programmable hiccup timer via SKIP-pin capacitor and dual-threshold (0.1 V / 5.0 V) detection for automatic recovery from open-LED or short-circuit events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Three independent, closed-loop LED current regulators with individual REF/CS/FDBK/COMP/OVP/FLT/GATE pins. |
| Input voltage range | 10 V to 40 V DC applied to VIN; internal 40 V linear regulator supplies regulated 7.75 V (±0.5 V) to VDD. |
| Gate drive capability | +0.2 A sourcing / –0.4 A sinking per GATE pin; supports fast switching with ≤85 ns rise / ≤45 ns fall into 1 nF load. |
| Dimming modes | Linear (REF voltage adjustment) and PWM (TTL or 0–2.0 V analog); PWMD1–3 support per-channel control with S1/S2 mode selection. |
| OVP threshold | 5.0 V (±0.5 V) rising trip on OVP1–3; initiates shutdown and hiccup restart sequence upon overvoltage detection. |
| Thermal resistance | θJA = 24°C/W in 40-lead QFN package; enables 5 W continuous power dissipation at TA = +25°C. |
| Protection features | Output short-circuit, open-LED, over-voltage, and hiccup-mode recovery; FLT1–3 drive external disconnect FETs for rapid fault isolation. |
Pinout & Package
HV9982K6-G is housed in a 40-lead QFN package (6 mm × 6 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Microchip DS20005295B, including dedicated ground returns (GND, GND1–GND3) for noise isolation and star-ground layout compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Internal regulator input | Accepts 10–40 V DC; powers internal 7.75 V LDO that supplies VDD and all VDDx pins when enabled. |
| GATE1–GATE3 | Power FET gate drivers | ±0.2A/±0.4A push-pull outputs; directly drive external N-channel MOSFETs in buck/boost/SEPIC topologies. |
| CS1–CS3 | Current sense inputs | Monitor source current of external FETs; include 100 ns min blanking and R-C programmable slope compensation. |
| FDBK1–FDBK3 | Current feedback inputs | Receive voltage from external sense resistors; compared against REF1–REF3 to regulate LED current per channel. |
| FLT1–FLT3 | Disconnect switch drivers | Active-low outputs controlling external FETs to isolate LEDs during PWM dimming or fault conditions. |
| REF1–REF3 | Current reference inputs | Set target LED current (0–1.25 V range); enable independent linear dimming per channel without cross-talk. |
| PWMD1–PWMD3 | PWM dimming control | Accept TTL square waves or 0–2.0 V analog signals; mode selected by S1/S2 to enable backward compatibility with CCFL controllers. |
| CLK | External clock input | TTL-compatible; sets all three channels' switching frequency to fCLK/12 with 120° phase spacing for low-input-ripple operation. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-channel phase interleaving | 120° out-of-phase GATE1–GATE3 timing reduces RMS input current ripple by >50% vs. synchronous operation. |
| Programmable hiccup protection | SKIP-pin capacitor sets fault recovery time; ensures full discharge of COMP-network capacitors before restart. |
| Dual-dimming interface | Hardware-selectable (S1/S2) TTL or analog PWM dimming preserves design reuse across legacy CCFL and modern LED platforms. |
| Per-channel fault isolation | Independent OVP1–OVP3 and FLT1–FLT3 enable selective channel shutdown without affecting other active strings. |
| Robust gate drive | +0.2A/–0.4A sourcing/sinking capability supports high-Qg MOSFETs up to 1 MHz switching with <130 ns total propagation delay. |
Applications
| RGB LCD Backlight | Multi-String White LED Lighting |
|---|---|
Use Scenario: Driving red, green, and blue LED strings behind an LCD panel to enable dynamic color gamut expansion and local dimming. IC Role / Device Role / Timing Role: Three-channel closed-loop current controller synchronizing GATE1–GATE3 at 1/12th of system clock with 120° phase offset to minimize EMI and input capacitor stress. Use Value: Enables precise per-color luminance matching (<±2% current error) and >10,000:1 PWM dimming ratio via FLT-driven LED disconnection. | Use Scenario: Powering multiple parallel white LED strings in architectural or signage lighting where uniform brightness and thermal stability are critical. IC Role / Device Role / Timing Role: Independent current regulation per string using REF1–REF3 voltage inputs and FDBK1–FDBK3 feedback; OVP1–OVP3 prevent overvoltage damage during open-circuit failure. Use Value: Maintains ±3% current matching across strings under varying thermal loads and input voltage (10–40 V), with hiccup-mode recovery from accidental shorts. |
| Automotive Center Stack Display | Industrial HMI Panel Lighting |
Use Scenario: Illuminating high-brightness TFT displays in automotive infotainment systems requiring AEC-Q100-compliant operation and wide input range. IC Role / Device Role / Timing Role: Peak-current-mode controller supporting buck topology with internal 40 V LDO; EN pin enables microcontroller-controlled sleep/wake cycling. Use Value: Delivers stable current regulation across –40°C to +125°C ambient while meeting CISPR-25 Class 5 EMI limits via phase-interleaved switching. | Use Scenario: Providing adjustable-intensity backlighting for ruggedized human-machine interface panels used in factory automation equipment. IC Role / Device Role / Timing Role: Linear + PWM dimming controller with S1/S2-configurable interface; FLT outputs isolate LEDs during fault events to meet IEC 61000-4-5 surge immunity requirements. Use Value: Supports both analog 0–10 V and digital PWM dimming protocols from PLCs or touch controllers without external level-shifting circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-channel LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AL8863-7DT-13 | Single-channel, asynchronous boost controller with integrated 1.5 A MOSFET; no phase interleaving or multi-string OVP. | Suitable only for single-string white LED applications; lacks RGB channel independence and analog dimming interface. | Select when cost-sensitive single-string designs require minimal BOM count and integrated power stage. |
| LM3445MM/NOPB | Single-channel, leading-edge PFC-capable controller with 0.5 A gate drive; no multi-channel synchronization or FLT disconnect logic. | Targeted at AC-input LED ballasts; requires external PFC stage and cannot support RGB color mixing or phase-shifted ripple reduction. | Prefer for universal-input offline LED drivers where input rectification and PFC are mandatory. |
Compared with AL8863-7DT-13 and LM3445MM/NOPB, HV9982K6-G uniquely delivers three independent, phase-interleaved current loops with integrated disconnect FET control-enabling high-ratio PWM dimming, per-string fault containment, and reduced input filter size in RGB/multi-string architectures.
Availability
HV9982K6-G is available at Aetrix Electronics and suitable for RGB backlight systems, multi-string white LED lighting, automotive center stack displays, industrial HMI panels, and architectural signage requiring stable component supply and long-term production continuity.
Supply support for HV9982K6-G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and timing solutions for industrial, automotive, and consumer applications.
HV9982K6-G belongs to Microchip's high-reliability LED driver product line, designed specifically for precision multi-channel constant-current regulation in demanding display and lighting systems where thermal robustness, fault resilience, and dimming fidelity are critical.
FAQ
What topology configurations does the HV9982K6-G support?
The HV9982K6-G supports buck, boost, and SEPIC converter topologies per channel via peak-current-mode control. Each channel operates independently with dedicated CS, COMP, FDBK, and GATE pins. The IC requires external N-channel MOSFETs and inductors; it does not integrate power switches. Switching frequency is derived from an external CLK signal divided by 12, enabling precise system-level synchronization across all three channels in HV9982K6-G designs.
How does the HV9982K6-G implement PWM dimming with analog input compatibility?
HV9982K6-G implements analog-controlled PWM dimming using the RAMP pin and S1/S2 configuration. When S1 is high, a 0–2.0 V analog signal applied to PWMD1–PWMD3 is compared against a ramp waveform generated across an external capacitor at RAMP. This produces variable-duty-cycle PWM outputs per channel without requiring external timers. The RAMP frequency is programmable from 100 Hz to 1.25 kHz, ensuring flicker-free dimming down to 0.01% duty cycle in HV9982K6-G applications.
What protection mechanisms are built into the HV9982K6-G?
HV9982K6-G integrates output short-circuit protection, over-voltage protection (OVP1–OVP3), open-LED detection, and hiccup-mode fault recovery. Upon OVP or short-circuit detection, FLT1–FLT3 immediately disable external disconnect FETs while GATE1–GATE3 shut down. The hiccup timer-programmed via a capacitor on SKIP-ensures full discharge of COMP-network integrators before automatic restart. UVLO (6.0–6.5 V) on VDD prevents operation outside safe LDO regulation range in HV9982K6-G systems.
Can the HV9982K6-G operate without using its internal linear regulator?
Yes, HV9982K6-G can bypass its internal 40 V linear regulator by applying a 7.0–9.0 V external supply directly to VDD1–VDD3 pins while leaving VIN unconnected. All four VDD pins must be tied together externally and bypassed with ≥0.1 µF low-ESR capacitors to their respective grounds (GND, GND1–GND3). This mode reduces power loss and thermal load when a clean, regulated auxiliary rail is available-common in systems where HV9982K6-G shares power with other ICs in the same domain.
What is the purpose of the FLT1–FLT3 pins on the HV9982K6-G?
The FLT1–FLT3 pins on HV9982K6-G are active-low drivers for external N-channel disconnect FETs placed between the LED strings and output capacitors. During PWM dimming, they physically isolate LEDs from output capacitance to eliminate slow discharge delays-enabling >10,000:1 dimming ratios. During faults (short/open), FLT1–FLT3 force immediate disconnection to protect LEDs and limit stress on external components. Each FLT pin operates independently, allowing per-channel fault containment in HV9982K6-G implementations.
HV9982K6-G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- DC DC Controller
- Topology:
- SEPIC, Step-Down (Buck), Step-Up (Boost)
- Internal Switch(s):
- No
- Number of Outputs:
- 3
- Voltage - Supply (Min):
- 10V
- Voltage - Supply (Max):
- 40V
- Voltage - Output:
- -
- Current - Output / Channel:
- -
- Frequency:
- 500kHz
- Dimming:
- Analog, PWM
- Applications:
- Backlight
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
HV9982K6-G FAQ
1.How can I place an order for HV9982K6-G through Aetrix?
Please submit a Request for Quotation (RFQ) for HV9982K6-G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HV9982K6-G reliable?
The price and inventory of HV9982K6-G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HV9982K6-G is usually 5 days.
3.What payment methods are accepted for HV9982K6-G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HV9982K6-G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HV9982K6-G?
HV9982K6-G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HV9982K6-G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HV9982K6-G?
For technical support, including HV9982K6-G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HV9982K6-G requirements.
6.How does Aetrix verify that HV9982K6-G is sourced from the original manufacturer or authorized distributors?
All HV9982K6-G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HV9982K6-G meets industry standards.
7.What is the process for return or replacement of HV9982K6-G?
All HV9982K6-G units undergo pre-shipment inspection (PSI). If there is an issue with HV9982K6-G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HV9982K6-G part is unused and in its original packaging.
Return procedure for HV9982K6-G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HV9982K6-G Tags

-
BCR402RE6327HTSA1
Infineon Technologies

-
BCR430UXTSA2
Infineon Technologies

-
BCR420UE6433HTMA1
Infineon Technologies

-
BCR420UE6327HTSA1
Infineon Technologies

-
BCR421UE6327HTSA1
Infineon Technologies

-
LYT1604D-TL
Power Integrations

-
HV9910CLG-G
Microchip Technology

-
CL2N8-G
Microchip Technology

-
BCR420UW6-7
Diodes Incorporated

-
BCR421UW6-7
Diodes Incorporated

-
BCR420UFD-7
Diodes Incorporated

-
BCR421UFD-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

