Renesas IDT79RV4640-133DU
- Part No.:
- IDT79RV4640-133DU
- Manufacturer:
- Renesas
- Category:
- Microprocessors
- Package:
- 128-BQFP
- Datasheet:
-
IDT79RV4640-133DU.pdf
- Description:
- IC MPU 133MHZ 128QFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,907
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IDT79RV4640-133DU from Integrated Device Technology is a 3.3V, 133 MHz, 64-bit MIPS-III RISC microprocessor with integrated floating-point coprocessor, 8 KB instruction cache, and 8 KB data cache. It delivers 352 Dhrystone MIPS and 89 MFlops single-precision performance for embedded control and DSP-intensive tasks in internetworking and multimedia systems.
For engineers reviewing the IDT79RV4640-133DU datasheet, IDT79RV4640-133DU pinout, IDT79RV4640-133DU application, or IDT79RV4640-133DU equivalent, key selection criteria include its 133 MHz pipeline clock, 32-bit synchronized system bus interface, on-chip cache locking for deterministic real-time response, and software compatibility with IDT RC4000 and RC32300 families.
Technical Context
The IDT79RV4640-133DU implements a 5-stage integer pipeline with autonomous multiply/divide unit and dedicated floating-point execution units compliant with IEEE 754 single-precision arithmetic. Its CP0 system control coprocessor supports base-bounds virtual memory mapping without TLB, enabling multiple user tasks in shared physical memory.
Cache subsystem uses two-way set-associative organization with 32-byte line size, write-back policy (software-selectable write-through), and per-set locking (Set A) for time-critical code. The on-chip floating-point unit executes ADD/SUB/MUL in 4–8 cycles and DIV/SQRT in 31–32 cycles, with precise exception handling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | MIPS-III 64-bit RISC, upward binary-compatible with RC32300 and RC4000 families |
| Pipeline Clock | 133 MHz - determines instruction throughput and timing budget for synchronous system design |
| Integer Performance | 352 Dhrystone MIPS - benchmarked integer throughput for embedded OS and control code |
| Floating-Point Performance | 89 MFlops single-precision - enables real-time graphics rendering and signal processing without external FPU |
| On-Chip Caches | 8 KB instruction + 8 KB data, two-way set-associative, lockable Set A - reduces memory latency and guarantees worst-case execution time for critical routines |
| System Interface | 32-bit multiplexed SysAD bus with 8-bit parity, 9-bit SysCmd bus, non-overlapping protocol - simplifies interface to low-cost DRAM and ASICs while supporting up to 500 MB/sec bandwidth |
| Power Supply | 3.3 V core (RV prefix) - enables lower power consumption and compatibility with modern 3.3 V logic families |
Pinout & Package
Package: 256-pin Ceramic Pin Grid Array (CPGA), 35.56 mm × 35.56 mm, 1.27 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SysAD[31:0] | System Address/Data Bus | 32-bit multiplexed address/data path; carries byte-aligned transfers with SysCmd indicating phase and transfer type |
| SysCmd[8:0] | System Command Bus | 9-bit bidirectional command bus encoding read/write, burst length, cache state, and response type |
| ValidOut*, ValidIn* | Bus Valid Handshake | Indicates valid command/data on SysAD/SysCmd; enables synchronous, non-overlapping transaction sequencing |
| RdRdy*, WrRdy* | Read/Write Ready Inputs | External device signals readiness to accept next read or write; sampled before deasserting current address |
| ExtRqst*, Release* | Bus Arbitration Control | Supports external master takeover of system bus; required for DMA or co-processor coordination |
| CLKIN | Reference Clock Input | Accepts 50–125 MHz external clock; internal PLL multiplies to generate 133 MHz pipeline clock |
Key Features
| Feature | Design Value |
|---|---|
| Base-Bounds Virtual Memory | Eliminates need for external TLB by using CP0 IBase/IBound and DBase/DBound registers for user-mode address translation |
| Cache Locking (Set A) | Guarantees deterministic execution of time-critical interrupt handlers or real-time kernels by preventing cache line eviction |
| MIPS-III Integer Multiply Extensions | MUL and MAD instructions increase multiply-accumulate throughput for imaging and DSP algorithms without software emulation overhead |
| Floating-Point Trap Handling | Signals CPU trap on double-precision operation attempt, enabling software-emulated FP64 with compile-time library selection |
| Real-Time Cycle Counter | CP0 Count/Compare registers provide hardware timer for OS scheduling, cache diagnostics, and deterministic profiling |
Applications
| Router Control Plane | Industrial Printer Controller |
|---|---|
Use Scenario: Packet classification, ACL enforcement, and routing table management in edge routers. IC Role / Device Role / Timing Role: Primary 64-bit control processor executing Linux-based network stack with deterministic interrupt latency. Use Value: Cache locking and fast interrupt decode ensure sub-10 µs response to packet arrival interrupts while sustaining 352 MIPS forwarding control throughput. | Use Scenario: High-speed raster image processing, font rendering, and USB/Ethernet host interface in multifunction printers. IC Role / Device Role / Timing Role: Embedded application processor managing print job queue, page composition, and peripheral I/O. Use Value: Integrated 89 MFlops FPU accelerates PostScript/PCL rasterization; 32-bit bus interface reduces BOM cost versus full 64-bit memory subsystems. |
| Digital Media Set-Top Box | Medical Imaging Front-End |
Use Scenario: MPEG-2/4 video decode, audio mixing, and HDMI output control in consumer STBs. IC Role / Device Role / Timing Role: Main application processor running real-time OS with integrated DSP acceleration for video post-processing. Use Value: 133.5 M Mul-Add/sec integer throughput handles motion compensation and deblocking filters; separate instruction/data caches prevent pipeline stalls during concurrent decode and display update. | Use Scenario: Real-time ultrasound beamforming preprocessing and DICOM image compression in portable diagnostic devices. IC Role / Device Role / Timing Role: Deterministic signal processor executing fixed-point and single-precision floating-point algorithms under strict timing deadlines. Use Value: Locked instruction cache ensures consistent 133 MHz execution of time-critical beam steering loops; IEEE 754-compliant FPU enables accurate gain calibration and noise filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 64-bit embedded RISC processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT79RC4640-133DU | 5V supply, identical architecture and pinout; same 133 MHz speed grade but higher voltage tolerance | Used where legacy 5V system rails or mixed-voltage backplanes exist | Select IDT79RV4640-133DU for new 3.3V designs requiring lower power and modern logic compatibility |
| IDT79RC4650-133DU | Higher integration: includes on-chip memory controller and PCI interface; not socket-compatible with RC4640 family | Targeted at systems requiring direct DRAM/PCI connectivity without external bridge logic | IDT79RV4640-133DU remains optimal when external memory controller is already present or cost-sensitive board area constraints apply |
Compared with IDT79RC4640-133DU, the IDT79RV4640-133DU offers identical performance at 3.3 V for reduced power and thermal design margin, while IDT79RC4650-133DU adds system-level peripherals at the cost of larger die size and non-interchangeable packaging.
Availability
IDT79RV4640-133DU is available at Aetrix Electronics and suitable for router control planes, industrial printer controllers, digital media set-top boxes, and medical imaging front-ends requiring stable component supply across extended product lifecycles.
Supply support for IDT79RV4640-133DU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Integrated Device Technology, Inc. (IDT) was a fabless semiconductor company specializing in high-performance timing, memory interface, RF, and embedded processor solutions before its acquisition by Renesas Electronics in 2019.
The IDT79RV4640-133DU belongs to the RC4000 family of embedded RISC processors, designed specifically for cost-sensitive, high-throughput applications in internetworking, office automation, and consumer multimedia where 64-bit performance must be delivered via a 32-bit system bus.
FAQ
What is the operating voltage specification for the IDT79RV4640-133DU?
The IDT79RV4640-133DU operates at a nominal 3.3 V core supply, as indicated by the "RV" prefix in its part number (R = 5V, RV = 3.3V, RC = dual-voltage). This voltage level reduces active and standby power consumption compared to 5V variants like the IDT79RC4640-133DU, and ensures compatibility with contemporary 3.3 V I/O standards and memory interfaces used in embedded networking equipment.
Does the IDT79RV4640-133DU support double-precision floating-point operations?
No, the IDT79RV4640-133DU does not implement double-precision floating-point operations in hardware. Its on-chip floating-point coprocessor is single-precision IEEE 754 compliant. Attempts to execute double-precision instructions trigger a CPU trap, allowing software emulation via library routines or compile-time selection of FP64 emulation-ensuring binary compatibility while maintaining silicon area and power efficiency.
How does cache locking function in the IDT79RV4640-133DU and why is it important?
The IDT79RV4640-133DU allows locking of Set A in both instruction and data caches via CP0 configuration registers. Once locked, lines in Set A cannot be evicted by cache misses, preserving critical code or data in on-chip memory. This guarantees bounded worst-case execution time for real-time interrupt service routines or safety-critical firmware modules-essential in medical imaging and industrial control applications where deterministic latency is mandatory.
Is the IDT79RV4640-133DU pin-compatible with other members of the RC4640 family?
Yes, the IDT79RV4640-133DU is socket-compatible with IDT RC64474 and RC64574 processors and shares identical pinout and package dimensions with the IDT79RC4640-133DU. The only electrical difference is the core supply voltage (3.3 V vs. 5 V), meaning PCB layout and signal routing remain unchanged-enabling voltage-scaling upgrades without board revision.
What boot-time configuration options are available for the IDT79RV4640-133DU?
The IDT79RV4640-133DU initializes fundamental operational modes-including bus width, cache enable/disable, memory mapping mode, and PLL multiplier-via a 256-bit serial boot stream read after VCCOK assertion. This low-frequency (MasterClock/256) interface allows configuration storage in low-cost EPROM or generation by an ASIC, providing flexible system initialization without external configuration pins or jumpers.
IDT79RV4640-133DU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 128-BQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MIPS-I
- Number of Cores/Bus Width:
- 1 Core, 64-Bit
- Speed:
- 133MHz
- Co-Processors/DSP:
- System Control; CP0
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- 0°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 128-PQFP (28x28)
- Additional Interfaces:
- -
IDT79RV4640-133DU FAQ
1.How can I place an order for IDT79RV4640-133DU through Aetrix?
Please submit a Request for Quotation (RFQ) for IDT79RV4640-133DU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IDT79RV4640-133DU reliable?
The price and inventory of IDT79RV4640-133DU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IDT79RV4640-133DU is usually 5 days.
3.What payment methods are accepted for IDT79RV4640-133DU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IDT79RV4640-133DU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IDT79RV4640-133DU?
IDT79RV4640-133DU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IDT79RV4640-133DU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IDT79RV4640-133DU?
For technical support, including IDT79RV4640-133DU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IDT79RV4640-133DU requirements.
6.How does Aetrix verify that IDT79RV4640-133DU is sourced from the original manufacturer or authorized distributors?
All IDT79RV4640-133DU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IDT79RV4640-133DU meets industry standards.
7.What is the process for return or replacement of IDT79RV4640-133DU?
All IDT79RV4640-133DU units undergo pre-shipment inspection (PSI). If there is an issue with IDT79RV4640-133DU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IDT79RV4640-133DU part is unused and in its original packaging.
Return procedure for IDT79RV4640-133DU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IDT79RV4640-133DU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

