Renesas IDT79RV4640-150DU
- Part No.:
- IDT79RV4640-150DU
- Manufacturer:
- Renesas
- Category:
- Microprocessors
- Package:
- 128-BQFP
- Datasheet:
-
IDT79RV4640-150DU.pdf
- Description:
- IC MPU 150MHZ 128QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,706
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IDT79RV4640-150DU from Integrated Device Technology is a 3.3V, 150 MHz, 64-bit MIPS III–compliant RISC microprocessor with integrated floating-point coprocessor, 8 KB instruction cache, and 8 KB data cache. It delivers 352 Dhrystone MIPS and 89 MFLOPS for embedded control and integer DSP workloads in internetworking and multimedia systems.
For engineers reviewing the IDT79RV4640-150DU datasheet, IDT79RV4640-150DU pinout, IDT79RV4640-150DU application, or IDT79RV4640-150DU equivalent, key selection criteria include its 150 MHz pipeline clock, 32-bit synchronized system bus interface, on-chip cache locking support, and software compatibility with IDT RC4000 family processors.
Technical Context
The IDT79RV4640-150DU implements a 5-stage integer pipeline with autonomous multiply/divide unit and supports MIPS-III ISA extensions including MUL and MAD instructions for accelerated integer multiply-accumulate operations. Its floating-point coprocessor executes single-precision IEEE 754 operations with 4-cycle ADD/SUB latency and 8-cycle MUL latency.
Cache subsystem uses two-way set-associative 8 KB instruction and 8 KB data caches, both virtually indexed and physically tagged, with write-back policy and lockable Set A. System interface operates at up to 125 MHz bus clock, generating internal 150 MHz pipeline clock via on-chip PLL multiplier.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | MIPS III 64-bit RISC, upward binary-compatible with RC32300 and RC4000 families |
| Pipeline Clock Speed | 150 MHz - determines core instruction throughput and timing budget for real-time tasks |
| Floating-Point Performance | 89 MFLOPS (single-precision) - enables graphics rendering and signal processing without external FPU |
| Dhrystone MIPS | 352 DMIPS @ 150 MHz - benchmarked integer performance metric for embedded OS and middleware sizing |
| On-Chip Caches | 8 KB instruction + 8 KB data, 2-way set-associative, lockable Set A - reduces memory latency and guarantees deterministic response for critical code |
| System Bus Interface | 32-bit multiplexed SysAD bus with 8-bit parity, 125 MHz max - enables cost-effective integration with standard DRAM and ASIC peripherals |
| Power Supply | 3.3 V ± 0.3 V - defines compatible regulator selection and PCB power delivery design |
Pinout & Package
Package: 256-pin Ceramic Pin Grid Array (CPGA), 35.56 mm × 35.56 mm, 1.27 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SysAD[31:0] | Address/Data Multiplexed Bus | Carries 32-bit address during command phase and 32-bit data during transfer phase; requires external latch for demultiplexing |
| SysCmd[8:0] | System Command Bus | Encodes transaction type (read/write), data size, cache state, and response status; bidirectional for master/slave handshaking |
| RdRdy*, WrRdy* | Read/Write Ready Inputs | Asynchronous handshake signals indicating external memory/peripheral readiness; sampled before bus cycle completion |
| ValidOut*, ValidIn* | Bus Valid Strobes | Indicate valid command/data on SysAD/SysCmd; coordinate timing between processor and external bus controller |
| ExtRqst*, Release* | Bus Arbitration Signals | Enable external devices (e.g., DMA controllers) to request and gain control of the system bus |
| CLKIN | System Reference Clock Input | Accepts 50–125 MHz external clock; feeds on-chip PLL to generate 150 MHz internal pipeline clock |
Key Features
| Feature | Design Value |
|---|---|
| MIPS-III ISA Extensions (MUL/MAD) | Eliminates MFLO instruction overhead and enables atomic multiply-accumulate - critical for FIR filters and matrix math in imaging applications |
| Lockable Instruction Cache Set A | Reserves 4 KB of instruction cache for time-critical ISR or boot code - ensures zero-miss execution latency under interrupt load |
| Integrated Single-Precision FPU | Executes IEEE 754 ADD/SUB in 4 cycles and MUL in 8 cycles - avoids external coprocessor footprint and interconnect delay |
| Base-Bounds Virtual Memory | Enables multiple user processes in shared physical RAM without TLB - simplifies RTOS porting and reduces MMU complexity |
| Non-Overlapping System Interface | Single outstanding transaction protocol - eases timing closure with low-cost FPGA or ASIC glue logic |
Applications
| Router Control Plane | Industrial Print Controller |
|---|---|
Use Scenario: Executes routing table updates, ACL processing, and SNMP agent logic in Layer 3 enterprise routers. IC Role / Device Role / Timing Role: Primary control-plane CPU managing packet forwarding decisions and network management interfaces. Use Value: 352 DMIPS and cache locking ensure sub-millisecond response to BGP route flaps while sustaining concurrent CLI and web UI sessions. | Use Scenario: Drives raster image processing, font rendering, and USB/Ethernet host stack in high-speed office printers. IC Role / Device Role / Timing Role: Embedded application processor handling page composition and peripheral I/O coordination. Use Value: Integrated FPU accelerates PostScript/PCL vector-to-raster conversion; 8 KB caches reduce DRAM bandwidth pressure during burst print jobs. |
| Set-Top Box Middleware | Medical Imaging Front-End |
Use Scenario: Runs Linux-based middleware, video decode scheduling, and conditional access modules in digital cable receivers. IC Role / Device Role / Timing Role: Application host processor interfacing with dedicated video decoder ASICs and secure crypto modules. Use Value: Software compatibility with RC4000 family allows reuse of validated BSPs and driver stacks; 3.3 V operation lowers thermal load in sealed enclosures. | Use Scenario: Processes ultrasound beamforming coefficients and DICOM metadata in portable diagnostic devices. IC Role / Device Role / Timing Role: Real-time signal processor executing fixed-point DSP kernels and safety-critical UI rendering. Use Value: Deterministic cache locking and fast interrupt vectoring meet IEC 62304 Class C timing requirements for patient monitoring loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 64-bit embedded RISC processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT79RC4640-150DU | 5V supply; identical core, cache, and bus architecture; same pinout and socket compatibility | Higher power consumption and thermal output; requires level-shifting for 3.3 V peripherals | Select when legacy 5V board infrastructure or mixed-voltage designs mandate 5V core operation |
| IDT79RC4650-150DU | Includes full double-precision FPU and enhanced debug watch registers; otherwise pin- and software-compatible | Supports scientific computation and Ada-certified toolchains; higher die cost and power | Select when double-precision floating-point or certified development toolchain support is required |
Compared with IDT79RV4640-150DU, the 5V IDT79RC4640-150DU offers identical performance at higher voltage and power, while IDT79RC4650-150DU adds double-precision FPU and debug enhancements - making the RV variant optimal for cost- and power-sensitive 3.3 V embedded systems requiring only single-precision compute.
Availability
IDT79RV4640-150DU is available at Aetrix Electronics and suitable for router control planes, industrial print controllers, and medical imaging front-ends requiring stable component supply across extended production lifecycles.
Supply support for IDT79RV4640-150DU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Integrated Device Technology, Inc. (IDT) was a fabless semiconductor company specializing in timing, memory interface, RF, and embedded processor solutions before its acquisition by Renesas Electronics in 2019.
The IDT79RV4640-150DU belongs to the RC4000 family of high-integration 64-bit RISC processors designed for cost-sensitive, performance-driven embedded applications such as internetworking equipment and consumer multimedia systems.
FAQ
What is the maximum operating frequency of the IDT79RV4640-150DU?
The IDT79RV4640-150DU is rated for a maximum pipeline clock frequency of 150 MHz, derived from an external 125 MHz system bus clock via on-chip PLL multiplication. This frequency is guaranteed across commercial temperature range (0°C to +70°C) and 3.3 V ±0.3 V supply, with timing margins validated per IDT's hardware user manual.
Does the IDT79RV4640-150DU support double-precision floating-point operations?
No, the IDT79RV4640-150DU implements only single-precision IEEE 754 floating-point arithmetic in its on-chip coprocessor. Double-precision operations trigger a trap exception, requiring software emulation. For native double-precision support, IDT offered the pin-compatible IDT79RC4650-150DU variant.
Is the IDT79RV4640-150DU pin-compatible with other RC4000 family processors?
Yes, the IDT79RV4640-150DU is socket-compatible with IDT RC64474 and RC64574 processors and shares identical pinout and electrical interface specifications with the IDT79RC4640-150DU, differing only in supply voltage (3.3 V vs. 5 V) and associated power delivery requirements.
What cache locking capability does the IDT79RV4640-150DU provide?
The IDT79RV4640-150DU supports locking of Set A in both its 8 KB instruction and 8 KB data caches via CP0 register configuration. This reserves 4 KB of each cache for time-critical code or data, preventing eviction during cache misses and ensuring deterministic execution latency for real-time tasks.
How does the IDT79RV4640-150DU handle virtual-to-physical address translation?
The IDT79RV4640-150DU implements base-bounds address translation using CP0 registers IBase/IBound and DBase/DBound, enabling multiple user processes to share physical memory without a TLB. Kernel-mode addresses use fixed kseg0/kseg1/kseg2 mapping, while user-mode accesses are validated against bounds before base-offset physical address generation.
IDT79RV4640-150DU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 128-BQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MIPS-I
- Number of Cores/Bus Width:
- 1 Core, 64-Bit
- Speed:
- 150MHz
- Co-Processors/DSP:
- System Control; CP0
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- 0°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 128-PQFP (28x28)
- Additional Interfaces:
- -
IDT79RV4640-150DU FAQ
1.How can I place an order for IDT79RV4640-150DU through Aetrix?
Please submit a Request for Quotation (RFQ) for IDT79RV4640-150DU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IDT79RV4640-150DU reliable?
The price and inventory of IDT79RV4640-150DU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IDT79RV4640-150DU is usually 5 days.
3.What payment methods are accepted for IDT79RV4640-150DU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IDT79RV4640-150DU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IDT79RV4640-150DU?
IDT79RV4640-150DU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IDT79RV4640-150DU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IDT79RV4640-150DU?
For technical support, including IDT79RV4640-150DU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IDT79RV4640-150DU requirements.
6.How does Aetrix verify that IDT79RV4640-150DU is sourced from the original manufacturer or authorized distributors?
All IDT79RV4640-150DU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IDT79RV4640-150DU meets industry standards.
7.What is the process for return or replacement of IDT79RV4640-150DU?
All IDT79RV4640-150DU units undergo pre-shipment inspection (PSI). If there is an issue with IDT79RV4640-150DU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IDT79RV4640-150DU part is unused and in its original packaging.
Return procedure for IDT79RV4640-150DU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IDT79RV4640-150DU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

