Renesas IDT79RV4640-267DU
- Part No.:
- IDT79RV4640-267DU
- Manufacturer:
- Renesas
- Category:
- Microprocessors
- Package:
- 128-BQFP
- Datasheet:
-
IDT79RV4640-267DU.pdf
- Description:
- IC MPU 267MHZ 128QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,017
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IDT79RV4640-267DU from Integrated Device Technology is a 3.3V, 267 MHz, 64-bit MIPS-III RISC microprocessor with integrated floating-point coprocessor, 8KB instruction cache, and 8KB data cache. It delivers 352 Dhrystone MIPS, 89 MFLOPS single-precision performance, and 133.5 M multiply-accumulate operations/sec for embedded control and DSP-intensive applications such as network routers and multimedia game systems.
For engineers reviewing the IDT79RV4640-267DU datasheet, IDT79RV4640-267DU pinout, IDT79RV4640-267DU application, or IDT79RV4640-267DU equivalent, key selection criteria include its 267 MHz pipeline clock, 32-bit synchronized system bus interface, on-chip cache locking support, and software compatibility with IDT RC4000 and RC32300 families.
Technical Context
The IDT79RV4640-267DU implements a 5-stage integer pipeline with autonomous multiply/divide unit and dedicated floating-point execution units for IEEE 754 single-precision arithmetic. Its CP0 system control coprocessor provides base-bounds virtual memory management without TLB, real-time cycle counting, and interrupt vector acceleration.
It features two-way set-associative caches (8KB I-cache, 8KB D-cache), write-back/write-through policies controlled via CP0 CAlg register, and a 32-bit multiplexed SysAD bus with 8-bit parity, synchronized to external reference clock (50–125 MHz) and internally multiplied to 267 MHz via on-chip PLL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | MIPS-III 64-bit RISC architecture, fully upward-compatible with RC32300 and RC4000 families |
| Max Clock Frequency | 267 MHz pipeline clock, derived from 50–125 MHz system reference clock via on-chip PLL |
| Dhrystone Performance | 352 DMIPS @267 MHz, enabling high-throughput embedded control tasks |
| Floating-Point Throughput | 89 MFLOPS single-precision, compliant with IEEE 754, no native double-precision support |
| Cache Configuration | 8KB 2-way set-associative instruction cache + 8KB 2-way set-associative data cache, both with lockable Set A |
| System Interface | 32-bit multiplexed SysAD bus with 8-bit parity, 9-bit SysCmd bus, non-overlapping protocol, 500 MB/sec peak bandwidth |
| Power Supply | 3.3V core and I/O (RV prefix denotes 3.3V variant), active power management with standby mode |
Pinout & Package
The IDT79RV4640-267DU is housed in a 256-pin Ceramic Pin Grid Array (CPGA) package with 1.27 mm pitch, compatible with socket mounting per IDT RC64474/RC64574 mechanical specifications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SysAD[31:0] | System Address/Data Bus | 32-bit multiplexed address/data lines; used for all memory and I/O transfers |
| SysADC[7:0] | Address/Data Parity Bus | 8-bit parity check for SysAD[31:0], ensuring data integrity during transfers |
| SysCmd[8:0] | System Command Bus | 9-bit bidirectional bus indicating transaction type (read/write), data size, and cache state |
| RdRdy*, WrRdy* | Read/Write Ready Handshake | External device signals readiness to accept or complete read/write cycles |
| ValidOut*, ValidIn* | Bus Valid Control | Indicate valid command/data presence on SysAD/SysCmd when driven by processor or external device |
| ExtRqst*, Release* | Bus Arbitration Control | Enable external devices to request and gain control of system interface buses |
| Count, Compare | Real-Time Cycle Timer | CP0-based 32-bit counter with programmable compare interrupt for OS timing or diagnostics |
Key Features
| Feature | Design Value |
|---|---|
| Cache Locking (Set A) | Enables deterministic real-time response by preventing eviction of time-critical code or data from one cache set |
| MUL/MAD Instructions | Hardware-accelerated multiply and multiply-add operations bypass HI/LO registers, increasing throughput for DSP kernels |
| Base-Bounds Memory Management | CP0-based virtual-to-physical translation without TLB, supporting multiple user tasks in shared physical memory |
| Interrupt Vector Acceleration | Dedicated interrupt exception vector eliminates software decoding overhead for faster interrupt latency |
| On-Chip Floating-Point Coprocessor | Single-precision IEEE 754 unit with pipelined MUL (8-cycle latency) and overlapped ADD/SUB (4-cycle latency) |
Applications
| Network Router Control Plane | Embedded Multimedia Game Console |
|---|---|
Use Scenario: Real-time packet classification, ACL processing, and routing table updates in Layer 3 forwarding engines. IC Role / Device Role / Timing Role: Primary 64-bit control processor executing Linux-based networking stack with deterministic cache-locked interrupt handlers. Use Value: 267 MHz pipeline clock and cache locking ensure sub-10 µs interrupt response for control-plane events while sustaining 352 DMIPS throughput. | Use Scenario: Audio/video decode acceleration, sprite compositing, and input polling in portable gaming hardware. IC Role / Device Role / Timing Role: Main application processor running proprietary RTOS with integrated FP unit handling geometry transforms and audio filtering. Use Value: 89 MFLOPS single-precision performance enables real-time 3D vertex processing without external DSP co-processor. |
| Office Automation Controller | Industrial Protocol Gateway |
Use Scenario: High-speed document scanning, image compression (JPEG), and USB/Ethernet bridging in multifunction printers. IC Role / Device Role / Timing Role: Central embedded controller managing parallel scanner interface, JPEG encoder, and dual-network connectivity. Use Value: 133.5 M Mul-Add/sec integer DSP capability accelerates 2D image convolution and color-space conversion in firmware. | Use Scenario: Fieldbus protocol translation (Modbus TCP ↔ CANopen) and secure remote diagnostics in factory automation nodes. IC Role / Device Role / Timing Role: Deterministic real-time processor executing safety-monitored protocol stacks with guaranteed cache-resident critical sections. Use Value: Base-bounds virtual memory and CP0 timer enable certified deterministic execution windows required for SIL2-certified gateways. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 64-bit embedded RISC processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT79RC4640-267DU | 5V supply version; identical core, cache, and instruction set; higher power consumption and thermal output | Used where legacy 5V system rails exist and voltage translation is undesirable | Select only if board-level 5V rail is available and thermal budget permits higher dissipation |
| IDT79RC4650-267DU | Pin- and socket-compatible upgrade; adds full double-precision FP support and enhanced CP0 debug features | Required for applications needing native DP arithmetic or advanced trace/debug capabilities | Choose for future-proofing or migration paths where RC4640 footprint must be retained |
Compared with IDT79RV4640-267DU, the 5V IDT79RC4640-267DU offers identical performance at higher power cost, while IDT79RC4650-267DU extends functionality with double-precision FP and debug enhancements - making it suitable for applications demanding higher numerical precision or deeper system visibility.
Availability
IDT79RV4640-267DU is available at Aetrix Electronics and suitable for network infrastructure, industrial protocol gateways, and embedded multimedia systems requiring stable component supply across extended production lifecycles.
Supply support for IDT79RV4640-267DU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Integrated Device Technology, Inc. (IDT) was a fabless semiconductor company specializing in timing, memory interface, RF, and high-performance embedded processors before its acquisition by Renesas Electronics in 2019.
The IDT79RV4640-267DU belongs to the RC4000 family of low-cost, high-integration 64-bit RISC controllers designed for performance-hungry embedded applications including internetworking, office automation, and consumer multimedia.
FAQ
What is the operating voltage specification for the IDT79RV4640-267DU?
The IDT79RV4640-267DU operates at a nominal 3.3V supply for both core and I/O circuits. The "RV" prefix explicitly denotes the 3.3V variant within IDT's RC4640 product line, distinguishing it from the 5V "RC" and mixed-voltage "R" versions. This voltage level reduces power consumption and thermal output compared to 5V alternatives while maintaining full 267 MHz operation under specified temperature and load conditions. The IDT79RV4640-267DU requires clean, well-decoupled 3.3V rails per IDT's hardware design guidelines.
Does the IDT79RV4640-267DU support double-precision floating-point operations?
No, the IDT79RV4640-267DU does not implement double-precision floating-point operations in hardware. Its on-chip floating-point coprocessor supports only IEEE 754 single-precision arithmetic. Attempts to execute double-precision instructions trigger a trap to the integer unit, enabling software emulation. This design choice reduces die area and power while preserving binary compatibility with higher-end IDT processors like the RC4700. The IDT79RV4640-267DU achieves 89 MFLOPS using single-precision only.
How does cache locking function on the IDT79RV4640-267DU?
Cache locking on the IDT79RV4640-267DU applies exclusively to Set A of both the 8KB instruction and 8KB data caches. A bit in the CP0 Config register enables locking, which prevents cache line replacement in Set A during subsequent misses - ensuring time-critical code or data remains resident. This guarantees deterministic access latency for real-time tasks. Set B remains fully associative and dynamic. The IDT79RV4640-267DU uses this feature to isolate interrupt service routines and control loops from cache thrashing caused by background processes.
Is the IDT79RV4640-267DU pin-compatible with other IDT processors?
Yes, the IDT79RV4640-267DU is socket-compatible with IDT RC64474 and RC64574 processors, sharing identical 256-pin CPGA mechanical dimensions and pinout. It is also bus-compatible with the RC4000 family and upwardly software-compatible with the RC32300 family. However, it is not pin-compatible with the RC4650 - though the RC4650 offers a direct migration path via full pin and socket compatibility, meaning PCB layout reuse is possible only with appropriate redesign for the RC4650's enhanced signal requirements. The IDT79RV4640-267DU maintains backward compatibility at the socket level for legacy RC64474/RC64574 designs.
What boot-time configuration options are available for the IDT79RV4640-267DU?
Boot-time configuration for the IDT79RV4640-267DU is controlled via a 256-bit serial mode stream loaded immediately after VCCOK assertion, operating at MasterClock/256 frequency. This interface initializes fundamental modes including PLL multiplier (2× to 8×), cache write policy, bus timing parameters, and exception vector mapping. Configuration bits are typically stored in low-cost EPROM or generated by system ASIC. Unlike later IDT processors, the IDT79RV4640-267DU does not support JTAG-based runtime reconfiguration; all operational modes are fixed at power-on reset based on this serial stream.
IDT79RV4640-267DU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 128-BQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MIPS-I
- Number of Cores/Bus Width:
- 1 Core, 64-Bit
- Speed:
- 267MHz
- Co-Processors/DSP:
- System Control; CP0
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- 0°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 128-PQFP (28x28)
- Additional Interfaces:
- -
IDT79RV4640-267DU FAQ
1.How can I place an order for IDT79RV4640-267DU through Aetrix?
Please submit a Request for Quotation (RFQ) for IDT79RV4640-267DU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IDT79RV4640-267DU reliable?
The price and inventory of IDT79RV4640-267DU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IDT79RV4640-267DU is usually 5 days.
3.What payment methods are accepted for IDT79RV4640-267DU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IDT79RV4640-267DU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IDT79RV4640-267DU?
IDT79RV4640-267DU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IDT79RV4640-267DU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IDT79RV4640-267DU?
For technical support, including IDT79RV4640-267DU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IDT79RV4640-267DU requirements.
6.How does Aetrix verify that IDT79RV4640-267DU is sourced from the original manufacturer or authorized distributors?
All IDT79RV4640-267DU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IDT79RV4640-267DU meets industry standards.
7.What is the process for return or replacement of IDT79RV4640-267DU?
All IDT79RV4640-267DU units undergo pre-shipment inspection (PSI). If there is an issue with IDT79RV4640-267DU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IDT79RV4640-267DU part is unused and in its original packaging.
Return procedure for IDT79RV4640-267DU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IDT79RV4640-267DU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

