onsemi ILC6383CIRADJX
- Part No.:
- ILC6383CIRADJX
- Manufacturer:
- onsemi
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ILC6383CIRADJX.pdf
- Description:
- IC REG BOOST ADJ 1A 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ILC6383CIRADJX from Fairchild Semiconductor is an adjustable-output synchronous step-up DC-DC converter optimized for single- to triple-cell battery input (0.9V–3.0V), delivering up to 375mA at 3.3V or 300mA at 5V, with peak efficiency >90% and true load disconnect in shutdown. It supports user-selectable PFM/PWM operation via the SEL pin and integrates power-good (POK) and low-battery detection (LBO) functions for portable wireless systems.
For engineers reviewing the ILC6383CIRADJX datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.25V feedback reference (±2.4% tolerance), 255–345kHz oscillator frequency, MSOP-8 package compatibility, and ability to regulate output from 2.5V to 6.0V using external resistors - critical for compact, battery-sensitive designs requiring dynamic voltage scaling.
Technical Context
The ILC6383CIRADJX implements a dual-mode PWM/PFM control architecture: PWM mode (SEL open or high) delivers stable 300kHz switching for noise-sensitive applications like RF front-ends, while PFM mode (SEL grounded) enables pulse-skipping operation to maximize light-load efficiency in standby states. Its internal N- and P-channel MOSFETs enable synchronous rectification, eliminating the need for an external Schottky diode and reducing conduction losses.
Operation begins at 0.9V input in PWM mode, with true load disconnect achieved by turning off both internal switches during shutdown (LBI/SD < 0.4V), limiting battery drain to ≤10µA. The LBO output provides open-drain low-battery indication with 120ms hold time to reject transients, and the POK flag asserts when VOUT reaches 92–98% of regulation - both referenced to the same 1.25V internal bandgap.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | Adjustable 2.5V to 6.0V via external resistor divider; enables flexible rail generation for mixed-voltage SoCs. |
| Feedback Reference Voltage | 1.25V ±2.4% (1.212–1.288V); sets output accuracy and determines R1/R2 ratio per VOUT = 1.25 × (1 + R1/R2). |
| Oscillator Frequency | 255–345kHz (±15%); fixed-frequency PWM avoids audio-band harmonics and simplifies EMI filtering. |
| Startup Input Voltage | 0.9V minimum in PWM mode; supports deep discharge recovery from single alkaline or NiMH cells. |
| Shutdown Input Current | ≤10µA with VOUT = 0V; ensures negligible battery leakage during system sleep or power-off. |
| Peak Efficiency | >90% at 50mA load (VIN = 2.0V → VOUT = 3.3V); reduces thermal stress and extends runtime in space-constrained handhelds. |
| Load Current Capability | 375mA at 3.3V / 300mA at 5V from 3V input; sufficient for GSM/GPRS baseband processors and LCD bias supplies. |
Pinout & Package
ILC6383CIRADJX is housed in an 8-lead MSOP package (3.0mm × 3.0mm × 0.85mm body, 0.65mm pitch), optimized for high-density portable PCB layouts. Pin 1 is marked with a dot; exposed pad is not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 LX | Inductor switch node | Connects to internal N-MOSFET drain and external boost inductor; carries high di/dt current pulses. |
| 2 VIN | Battery input supply | Accepts 0.9V–3.0V input; requires local 47µF ceramic decoupling to minimize source impedance. |
| 3 LBI/SD | Low-battery detect input / shutdown control | Configurable threshold via resistor divider; pulled low (<0.4V) forces shutdown and true load disconnect. |
| 4 SEL | Mode select input | Grounded → PFM mode; open or ≥1.5V → PWM mode; determines efficiency vs. noise trade-off. |
| 5 VFB | Feedback input | Monitors output via resistor divider; internal 1.25V reference compares against divided VOUT to regulate. |
| 6 LBO | Low-battery open-drain output | Sinks 2mA when VIN falls below programmed threshold for >120ms; requires external 10kΩ pull-up. |
| 7 GND | Power and signal ground | Must be connected to low-impedance star ground point; separate from noisy power return paths. |
| 8 VOUT | Regulated output voltage | Delivers adjustable 2.5–6.0V; requires 47µF low-ESR ceramic capacitor within 6mm of pins 7 and 8. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Eliminates external Schottky diode, reducing BOM count and forward voltage drop losses by ~0.3V. |
| User-selectable PFM/PWM mode | Enables >90% efficiency at full load (PWM) and ultra-low quiescent current at light load (PFM), extending standby time. |
| True load disconnect in shutdown | Isolates VOUT from VIN with <10µA leakage, preventing battery drain in powered-off state - essential for always-on peripherals. |
| Integrated low-battery detector with 120ms hold time | Rejects short voltage dips (e.g., GSM transmit bursts), ensuring reliable battery monitoring without false shutdowns. |
| Power-good (POK) output | Open-drain flag signals valid regulation (92–98% of target VOUT), enabling safe processor wake-up or system sequencing. |
Applications
| Cellular Baseband Power | GSM Transceiver Bias Supply |
|---|---|
Use Scenario: Powers 3.3V digital baseband ICs (e.g., Qualcomm MSM series) from a single Li-ion cell (2.8–4.2V) or two NiMH cells (2.0–2.8V). IC Role / Device Role / Timing Role: Step-up regulator providing stable 3.3V rail with fast transient response to handle burst-mode CPU loads. Use Value: Synchronous topology and 300kHz PWM minimize output ripple (<20mVpp), preventing logic errors during high-speed data processing. |
Use Scenario: Generates clean 5.0V bias for GSM PA driver stages and RF synthesizer VCOs in mobile handsets. IC Role / Device Role / Timing Role: Adjustable-output boost converter configured for 5.0V with tight regulation (±3.5%) across temperature. Use Value: PFM mode reduces no-load input current to 250µA, extending talk time between RF transmission cycles. |
| Portable Medical Sensor Node | Wearable Display Backlight Driver |
Use Scenario: Supplies regulated 3.3V to ultra-low-power MCU and analog sensor front-end in disposable glucose monitors. IC Role / Device Role / Timing Role: Primary power management IC enabling operation down to 0.9V input, supporting end-of-life battery usage. Use Value: 1µA shutdown current preserves battery capacity during multi-week storage before first use. |
Use Scenario: Drives white LED backlight (3–4 LEDs in series) requiring 12–15V from a 3.0V lithium coin cell in smartwatches. IC Role / Device Role / Timing Role: Configured as adjustable boost converter (VOUT = 12V) using external resistors and high-VF Schottky catch diode. Use Value: Internal 300kHz oscillator avoids audible noise in audio-sensitive wearables, unlike sub-20kHz PFM alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable-output boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61040DRVR | Fixed 500kHz switching frequency; higher 28V VOUT max; no integrated LBO/POK; requires external feedback resistors. | Lacks built-in battery monitoring and power-good signaling; needs additional comparators for system-level battery management. | Choose when higher output voltage (>6V) or tighter frequency control is required, and discrete monitoring is acceptable. |
| MAX1703EUT+T | 2.5MHz switching; lower quiescent current (22µA); no shutdown-controlled load disconnect; different pinout (SOT23-6). | Cannot achieve true load isolation; unsuitable for applications requiring zero battery drain during deep sleep. | Prefer for ultra-thin devices needing minimal board area, where 2.5MHz allows smaller inductors but sacrifices PFM efficiency at light loads. |
Compared with ILC6383CIRADJX, the TPS61040DRVR offers higher frequency and output voltage flexibility but adds design complexity for battery monitoring, while the MAX1703EUT+T saves space and quiescent current but forfeits critical safety features like true load disconnect and transient-resistant LBO - making ILC6383CIRADJX optimal for cost-sensitive, battery-critical portable systems.
Availability
ILC6383CIRADJX is available at Aetrix Electronics and suitable for cellular handsets, portable medical sensors, wearable displays, and industrial handheld terminals requiring stable component supply with long-term lifecycle support.
Supply support for ILC6383CIRADJX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor (now part of ON Semiconductor) specialized in high-performance analog and power management ICs for consumer, computing, and communications markets before its 2016 acquisition.
The ILC6383 series was designed specifically for wireless handhelds requiring efficient, low-noise, battery-aware DC-DC conversion with integrated system monitoring - targeting GSM, CDMA, and early 3G platforms where size, efficiency, and reliability were paramount.
FAQ
What is the minimum input voltage required for ILC6383CIRADJX to start regulating in PWM mode?
The ILC6383CIRADJX guarantees startup in PWM mode at 0.9V input with 10mA load, enabling operation from deeply discharged single-cell batteries. This specification is verified across temperature and process corners, and applies only when SEL is open or pulled high. Below 0.9V, startup is not guaranteed, and PFM mode may be required for marginal conditions.
How do I configure ILC6383CIRADJX for a 4.2V output voltage?
To set ILC6383CIRADJX to 4.2V, use the formula VOUT = 1.25 × (1 + R1/R2). Select R2 = 100kΩ (typical), then calculate R1 = 100kΩ × ((4.2 / 1.25) − 1) ≈ 236kΩ. Use standard 1% resistors: R1 = 237kΩ, R2 = 100kΩ. Ensure R1 + R2 ≤ 100kΩ is not violated - this constraint applies only to total resistance, so choose lower values (e.g., R1 = 23.7kΩ, R2 = 10kΩ) if needed.
Does ILC6383CIRADJX support true load disconnect, and how is it activated?
Yes, ILC6383CIRADJX provides true load disconnect: pulling the LBI/SD pin below 0.4V places the device in shutdown, turning off both internal MOSFETs and isolating VOUT from VIN. Battery input current drops to ≤10µA with VOUT shorted, preventing parasitic drain. This feature is intrinsic to the IC's architecture and requires no external circuitry beyond the shutdown control signal.
What is the purpose of the 120ms hold time on the LBO output of ILC6383CIRADJX?
ILC6383CIRADJX incorporates a 120ms internal delay on its LBO output to reject short-duration input voltage transients - such as those caused by GSM transmit bursts or motor startup spikes - that could otherwise trigger false low-battery warnings. The LBO pin only asserts low after VIN remains below the programmed threshold for ≥120ms, ensuring reliable battery state reporting in noisy portable environments.
Can ILC6383CIRADJX be used to generate a negative output voltage?
Yes, ILC6383CIRADJX can generate a negative output voltage using an inverting configuration, as documented in Figure 10 of its datasheet. By connecting the LX pin to ground and routing the inductor to VOUT, the device operates as a flyback-derived inverter. Output current is limited to ~10mA due to internal switch ratings, making it suitable for low-current bias rails (e.g., op-amp dual supplies) but not for power-intensive loads.
ILC6383CIRADJX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 1A (Switch)
- Frequency - Switching:
- 300kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
ILC6383CIRADJX FAQ
1.How can I place an order for ILC6383CIRADJX through Aetrix?
Please submit a Request for Quotation (RFQ) for ILC6383CIRADJX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ILC6383CIRADJX reliable?
The price and inventory of ILC6383CIRADJX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ILC6383CIRADJX is usually 5 days.
3.What payment methods are accepted for ILC6383CIRADJX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ILC6383CIRADJX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ILC6383CIRADJX?
ILC6383CIRADJX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ILC6383CIRADJX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ILC6383CIRADJX?
For technical support, including ILC6383CIRADJX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ILC6383CIRADJX requirements.
6.How does Aetrix verify that ILC6383CIRADJX is sourced from the original manufacturer or authorized distributors?
All ILC6383CIRADJX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ILC6383CIRADJX meets industry standards.
7.What is the process for return or replacement of ILC6383CIRADJX?
All ILC6383CIRADJX units undergo pre-shipment inspection (PSI). If there is an issue with ILC6383CIRADJX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ILC6383CIRADJX part is unused and in its original packaging.
Return procedure for ILC6383CIRADJX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ILC6383CIRADJX Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

