My Inquiry
My Account
Texas Instruments INA110SG
- Part No.:
- INA110SG
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
INA110SG.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16CDIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA110SG from Texas Instruments is a fast-settling FET-input instrumentation amplifier optimized for multiplexed data acquisition and high-speed differential pulse amplification. It delivers 4µs settling to 0.01%, 106dB min CMR at DC, internal gains of 1–500 V/V, ±18V supply capability, and 50pA max input bias current - enabling precision amplification of high-impedance sensor sources in industrial and test equipment.
For engineers reviewing the INA110SG datasheet, INA110SG pinout, INA110SG application, or INA110SG equivalent, key selection criteria include its 4µs 0.01% settling time, laser-trimmed gain accuracy across five fixed gains, FET-input impedance >2×10¹² Ω || 1 pF, and compatibility with ±VCC up to ±18V in demanding signal-conditioning stages.
Technical Context
The INA110SG employs a current-feedback topology with three precision op-amp stages: dual FET-input buffers (A1/A2) for ultra-low bias current and high CMR, and a unity-gain difference amplifier output stage (A3) with laser-trimmed 10kΩ thin-film resistors ensuring >100dB CMR stability over temperature and time.
Gain is set either via internal resistor networks (pins 3–11/12/13/16) for 1/10/100/200/500 V/V, or externally using RG for programmable gain; input offset and output offset are independently adjustable via dedicated pins, supporting system-level auto-zeroing or manual calibration without degrading drift beyond 0.33µV/°C per 100µV adjusted.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Settling Time (0.01%) | 4 µs at G=1 (20V step); enables ≤100kSPS multiplexed DAQ with <0.01% error |
| CMR (DC) | 106 dB min at G=100; rejects common-mode noise from unshielded transducer leads |
| Input Bias Current | 50 pA max; allows use with >10 MΩ source impedances (e.g., piezoelectric sensors) without DC error |
| Gain Options | 1, 10, 100, 200, 500 V/V via internal resistors; eliminates external gain-setting components |
| Supply Voltage Range | ±6 V to ±18 V; supports operation from ±12V industrial rails or ±15V lab systems |
| Input Impedance | 2×10¹² Ω || 1 pF (common-mode); preserves signal integrity with RC filters or ESD protection networks |
| Small-Signal BW | 470 kHz at G=100; maintains flat response for 100kHz sensor bandwidths |
Pinout & Package
The INA110SG is housed in a 16-pin ceramic dual in-line package (CDIP, package drawing JD), with 0.3-inch body width, through-hole mounting, and gold-plated leads compliant with RoHS and halogen-free requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | Inverting / Non-inverting Input | Differential inputs with FET buffers; accept ±VCC common-mode range and support >10 MΩ series protection |
| 3 | RG Terminal | Connection point for external gain-setting resistor; ties to pins 11/12/13/16 to select internal gain |
| 4, 5 | Input Offset Adjust | Two-terminal potentiometer node; adjusts input-stage offset without affecting output-stage drift |
| 6 | Reference | Output DC level control node; low-impedance connection required to preserve CMR |
| 7, 8 | –VCC / +VCC | Power supply pins; require local 1µF tantalum decoupling per TI layout guidelines |
| 9, 10 | Output Sense / Output | Sense pin feeds back directly to load for IR-drop compensation; output drives 2kΩ min load |
| 11–13, 16 | Gain Select Taps | Internal resistor nodes for 500/200/100/10 V/V; short pin 3 to selected pin(s) per Table I |
| 14, 15 | Output Offset Adjust | Two-terminal potentiometer node; adjusts final output DC level with minimal drift penalty |
Key Features
| Feature | Design Value |
|---|---|
| FET-input architecture | Enables direct interface with megohm-level sensor sources (thermocouples, photodiodes) without DC bias error |
| Laser-trimmed thin-film resistors | Ensures 0.02% gain error at G=10 and <50ppm/°C gain drift across full temperature range |
| Independent input/output offset adjustment | Allows staged calibration: input offset first (for G>100), then output offset (for G<10), minimizing total drift impact |
| Output sense terminal | Compensates for voltage drop across PCB traces or cables, maintaining accuracy at remote loads |
| High-frequency CMR (>90dB at 10kHz) | Rejects switching noise and EMI in motor drives or power electronics monitoring applications |
Applications
| Multiplexed Data Acquisition Channel | Fast Differential Pulse Amplifier |
|---|---|
Use Scenario: 16-channel thermocouple scanner with 100kSPS throughput and <0.01% settling requirement. IC Role / Device Role / Timing Role: Front-end instrumentation amplifier providing gain, common-mode rejection, and fast settling before ADC sampling. Use Value: 4µs 0.01% settling enables full-scale step response within one sample period at 100kSPS, eliminating inter-channel crosstalk. | Use Scenario: Amplifying 50ns rise-time pulses from radiation detectors or ultrasonic transducers. IC Role / Device Role / Timing Role: High-bandwidth, low-noise gain block preserving pulse shape and amplitude fidelity. Use Value: 470kHz small-signal bandwidth at G=100 and 12V/µs slew rate maintain <1% pulse distortion for 100kHz content. |
| High-Speed Gain Block | Amplification of High-Impedance Sources |
Use Scenario: Programmable gain stage in automated test equipment requiring 1–500× gain switching in <10µs. IC Role / Device Role / Timing Role: Precision gain element with pin-strapped internal resistors enabling zero-latency gain changes. Use Value: Internal gain taps eliminate relay or analog switch insertion errors and settle in ≤7.5µs (0.01%) at G=100. | Use Scenario: Signal conditioning for MEMS accelerometers with 100MΩ internal impedance and 10pF capacitance. IC Role / Device Role / Timing Role: Low-bias-current buffer isolating sensor from downstream filtering and ADC input. Use Value: 50pA max bias current generates <0.5µV error across 10MΩ filter resistors, preserving DC accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128HP | Lower 0.01% settling time (10µs), higher 125dB CMR, but no internal gain resistors - requires external RG network | Better for ultra-high-precision DC measurements; less suitable for fast multiplexed systems needing sub-5µs settling | Select INA128HP only when CMR >120dB and drift <0.1µV/°C outweigh settling speed requirements |
| AD8421ARZ | Higher 25MHz bandwidth, lower 1nV/√Hz input noise, but 10µs 0.01% settling and no internal gain options | Preferred for wideband RF/IF signal chains; not optimal for 100kHz-limited sensor DAQ with strict settling constraints | Choose AD8421ARZ when bandwidth >1MHz and noise <2nV/√Hz are critical, and settling time is secondary |
Compared with INA128HP and AD8421ARZ, the INA110SG uniquely balances sub-5µs settling, five factory-calibrated gains, and FET-input impedance - making it the only option among the three that satisfies simultaneous requirements for fast multiplexing, minimal external components, and high-Z source interfacing.
Availability
INA110SG is available at Aetrix Electronics and suitable for industrial data acquisition systems, high-speed test equipment, and precision sensor signal conditioning requiring stable component supply across extended temperature ranges.
Supply support for INA110SG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision amplifiers and data conversion.
The INA110 product line was engineered specifically for high-speed, high-accuracy instrumentation tasks - including multiplexed sensor arrays, pulse amplification, and gain-block architectures where settling time, input impedance, and gain flexibility are co-critical.
FAQ
What is the maximum supply voltage rating for the INA110SG?
The INA110SG supports ±18V absolute maximum supply voltage, with recommended operating range of ±6V to ±18V. Operation at ±15V is typical for lab-grade systems, while ±12V suits industrial rails. Exceeding ±18V risks permanent damage per Absolute Maximum Ratings table in SBOS147A.
How does the INA110SG achieve 4µs settling to 0.01%?
The INA110SG achieves 4µs 0.01% settling via its current-feedback topology and laser-trimmed FET-input stage, which minimizes slewing limitations and phase margin degradation. This architecture avoids the dominant-pole limitation of voltage-feedback amplifiers, enabling rapid recovery from large transients - confirmed by transient response plots in Figure 18 of SBOS147A.
Can the INA110SG be used with single-supply operation?
No - the INA110SG requires dual ±VCC supplies and is not specified for single-supply use. Its input common-mode range extends to ±VCC, and output swing is symmetrical about ground. Attempting single-supply operation violates the Absolute Maximum Ratings and will result in clipping or latch-up.
What is the purpose of the Output Sense (pin 9) on the INA110SG?
The Output Sense (pin 9) on the INA110SG provides a Kelvin feedback path to the load, compensating for voltage drop across PCB traces or cables. When connected directly at the load terminals, it ensures the output voltage delivered to the load matches the amplifier's regulated output - critical for precision DAC buffering or remote sensor excitation circuits.
Does the INA110SG support gain adjustment beyond the five internal settings?
Yes - the INA110SG supports programmable gain via external resistor RG connected between pin 3 and pins 11/12/13/16. The gain equation G = 1 + [40kΩ/(RG + 50Ω)] allows continuous tuning; however, accuracy depends on RG tolerance and temperature coefficient, as internal resistors have ±20% tolerance and 20ppm/°C drift.
INA110SG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 17V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 2.5 MHz
- Current - Input Bias:
- 10 pA
- Voltage - Input Offset:
- 50 µV
- Current - Supply:
- 3mA
- Current - Output / Channel:
- 25 mA
- Voltage - Supply Span (Min):
- 12 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CDIP
INA110SG FAQ
1.How can I place an order for INA110SG through Aetrix?
Please submit a Request for Quotation (RFQ) for INA110SG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA110SG reliable?
The price and inventory of INA110SG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA110SG is usually 5 days.
3.What payment methods are accepted for INA110SG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA110SG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA110SG?
INA110SG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA110SG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA110SG?
For technical support, including INA110SG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA110SG requirements.
6.How does Aetrix verify that INA110SG is sourced from the original manufacturer or authorized distributors?
All INA110SG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA110SG meets industry standards.
7.What is the process for return or replacement of INA110SG?
All INA110SG units undergo pre-shipment inspection (PSI). If there is an issue with INA110SG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA110SG part is unused and in its original packaging.
Return procedure for INA110SG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA110SG Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
