Texas Instruments INA125PAG4
- Part No.:
- INA125PAG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
INA125PAG4.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA125PAG4 from Texas Instruments (formerly Burr-Brown) is a precision instrumentation amplifier with integrated voltage reference, designed for bridge sensor signal conditioning in industrial and battery-powered systems. It delivers 100 dB minimum CMR at G=100, 250 µV max input offset voltage, and selectable 2.5 V / 5 V / 10 V reference outputs - enabling direct excitation of strain gauge and RTD bridges without external components.
For engineers reviewing the INA125PAG4 datasheet, INA125PAG4 pinout, INA125PAG4 application, or INA125PAG4 equivalent, key selection criteria include its single-resistor programmable gain (G = 4 to 10,000), ±40 V input protection, sleep-mode quiescent current ≤25 µA, and operation on single +2.7 V to +36 V or dual ±1.35 V to ±18 V supplies.
Technical Context
The INA125PAG4 integrates two high-precision op amps (A1 and A2) in a classic three-op-amp instrumentation topology, with laser-trimmed internal 30 kΩ/10 kΩ resistor networks defining gain accuracy and drift. Its reference section uses a bandgap core with ratio-trimmed resistive dividers to generate stable 2.5 V, 5 V, or 10 V outputs - each accurate to ±0.5% max with ±35 ppm/°C drift.
Sleep mode is controlled by a dedicated logic-level SLEEP pin (pin 3), which reduces total supply current to ±1 µA when pulled ≤100 mV relative to VREFCOM. Wake-up time is 150 µs, and output impedance rises to ~80 kΩ during shutdown - preserving system integrity during duty-cycled operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 4 to 10,000 V/V, set by single external resistor RG between pins 8–9 - enables precise scaling without gain-switching circuitry. |
| Input Offset Voltage | ±250 µV max (initial, TA = +25°C) - ensures <0.025% error in 10 mV full-scale bridge outputs without trimming. |
| CMR @ G=100 | 100 dB min - rejects common-mode noise from long sensor leads in factory automation environments. |
| Voltage Reference Options | Selectable 2.5 V / 5 V / 10 V outputs via pin-strapping - supports ratiometric ADC interfacing and eliminates need for external reference ICs. |
| Quiescent Current | 460 µA typical (VS = ±15 V) - enables multi-year operation in battery-powered data loggers with sleep cycling. |
| Input Protection | ±40 V absolute maximum on VIN+ and VIN− - withstands ESD and transients without external clamping diodes. |
| Operating Temperature | –40°C to +85°C - qualified for industrial process control and embedded monitoring applications. |
Pinout & Package
INA125PAG4 is housed in a 16-pin plastic DIP (PDIP-N) package with 0.300-inch body width and through-hole mounting. Thermal resistance θJA is 80°C/W. Pin 1 is located at the left end of the top row when viewed from above with notch or dot oriented upward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (V+) | Positive power supply | Accepts +2.7 V to +36 V (single) or up to +18 V (dual); powers both amplifier and reference sections. |
| 2 (SLEEP) | Shutdown control input | Logic-low (≤100 mV) disables amplifiers and reference, reducing current to ±1 µA; connect to V+ if unused. |
| 3 (V−) | Negative power supply | Accepts 0 V (single supply) or –1.35 V to –18 V (dual); must be ≥1.25 V below selected VREF for proper reference operation. |
| 4 (VREFOUT) | Reference output | Delivers selected 2.5 V / 5 V / 10 V; requires connection to corresponding VREFx pin to activate output. |
| 5 (IAREF) | Instrumentation amp reference | Output common node; must be low-impedance grounded to maintain >90 dB CMR - series resistance >12 Ω degrades performance. |
| 6 (VIN−) | Inverting input | Differential input terminal; protected to ±40 V; requires bias current return path (e.g., matched resistors to IAREF). |
| 7 (VIN+) | Non-inverting input | Differential input terminal; identical protection and bias requirements as VIN−. |
| 8, 9 (RG) | External gain-setting terminals | Resistor connected between pins 8 and 9 sets gain per G = 4 + 60 kΩ/RG - values from 6 Ω (G=10,000) to open (G=4). |
| 10 (VO) | Amplifier output | Single-ended output referenced to IAREF; swing limited to (V+)–1.7 V / (V−)+1 V under load. |
| 11 (Sense) | Reference current sense | Monitors reference load current; used internally for regulation - no external connection required. |
| 12 (VREF10) | 10 V reference select | Connect VREFOUT (pin 4) here to enable 10 V output; laser-trimmed for ±0.5% accuracy. |
| 13 (VREFBG) | Bandgap reference (1.24 V) | Provides 1.24 V ±0.5% output; usable with low supply voltages (e.g., +2.7 V) where higher references are unavailable. |
| 14 (VREF2.5) | 2.5 V reference select | Enables 2.5 V output; optimized for low-noise ratiometric ADC interfaces with 0.1 Hz–10 Hz noise of 9 µVp-p. |
| 15 (VREF5) | 5 V reference select | Enables 5 V output; balances drive capability and noise for general-purpose transducer excitation. |
| 16 (VREFCOM) | Reference ground | Reference section return; carries ~180 µA sink current - connect directly to low-impedance system ground to avoid ground loops. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated precision voltage reference | Eliminates external reference ICs and associated layout complexity for bridge excitation and ratiometric ADC use cases. |
| Laser-trimmed gain resistors | Ensures ±0.075% gain error at G=10 and ±0.5% at G=100 - avoids calibration in production test for medium-accuracy systems. |
| Input overvoltage protection | Withstands ±40 V differential or common-mode input faults without damage or latch-up - reduces need for external protection networks. |
| Low-power sleep mode | Reduces total current to ±1 µA while maintaining fast 150 µs wake-up - enables microcontroller-gated acquisition in portable instruments. |
| Wide single-supply operation | Functions from +2.7 V to +36 V - supports direct integration into 3.3 V, 5 V, 12 V, and 24 V industrial power rails without level-shifting. |
Applications
| Pressure Transducer Signal Conditioning | Temperature Monitoring with RTD Bridges |
|---|---|
Use Scenario: Amplifying mV-level differential output from a 350 Ω Wheatstone bridge pressure sensor in HVAC duct static pressure sensing. IC Role / Device Role / Timing Role: Provides gain (G=500), excitation (10 V via VREF10), and common-mode rejection (>90 dB) in one IC - replacing discrete op amp + reference + resistor network. Use Value: Reduces BOM count by 7 components and PCB area by >40%, while maintaining 0.1% full-scale accuracy across –20°C to +70°C. | Use Scenario: Interfacing a 1000 Ω platinum RTD in a pharmaceutical reactor temperature loop requiring 0.1°C resolution. IC Role / Device Role / Timing Role: Supplies precise 5 V excitation (VREF5), rejects lead-wire noise via high CMR, and delivers amplified output to a 16-bit SAR ADC. Use Value: Enables ratiometric measurement that cancels reference drift - achieving <0.05°C repeatability without periodic recalibration. |
| Battery-Powered Data Logger | Factory Automation Analog Input Module |
Use Scenario: Multi-channel strain gauge monitoring in a solar-powered structural health monitor deployed on wind turbine towers. IC Role / Device Role / Timing Role: Operates from Li-ion battery (3.0–4.2 V), enters sleep mode between 10 s sampling intervals, and wakes on timer interrupt to acquire one channel. Use Value: Extends battery life to >3 years by limiting active current to 460 µA and sleep current to 1 µA - eliminating need for ultra-low-power microcontrollers. | Use Scenario: 16-channel analog input card for PLC-based packaging line control, accepting signals from load cells, position sensors, and thermocouples. IC Role / Device Role / Timing Role: Provides channel-isolated gain and reference per sensor group; leverages ±40 V input tolerance to survive 24 VDC field wiring faults. Use Value: Reduces channel-to-channel crosstalk by >60 dB and eliminates field-replacement of damaged front-end stages due to surge events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier with reference applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA126PA | Lower quiescent current (175 µA), no integrated reference, rail-to-rail output, SO-8 package only | Requires external reference and gain-setting network; better suited for space-constrained, ultra-low-power designs without bridge excitation needs | Select INA126PA only when board area is critical and reference functionality is provided elsewhere in the system. |
| AD8226ARZ | Integrated reference absent; 350 µA IQ; 100 dB CMR at G=100; SO-8 package; no sleep mode | Needs external reference and shutdown logic; optimized for cost-sensitive industrial sensors where sleep is unnecessary | Choose AD8226ARZ for high-volume, fixed-gain (G=10, 100) applications where reference integration adds no value and DIP footprint is not required. |
Compared with INA125PAG4, INA126PA trades integrated reference and DIP packaging for lower power and smaller size, while AD8226ARZ offers lower unit cost and simplified layout at the expense of excitation capability and sleep control - making INA125PAG4 uniquely suited for self-contained bridge measurement in industrial DIP-based systems.
Availability
INA125PAG4 is available at Aetrix Electronics and suitable for pressure transducer signal conditioning, battery-powered data loggers, and factory automation analog input modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for INA125PAG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains its precision analog portfolio, emphasizing high-accuracy signal chain solutions for industrial, medical, and test equipment markets.
The INA125 product line was developed specifically for integrated bridge sensor signal conditioning - combining instrumentation amplification, precision excitation, and low-power operation in a single IC to simplify front-end design for strain gauges, load cells, and RTDs.
FAQ
What is the maximum gain achievable with the INA125PAG4, and how is it set?
The INA125PAG4 supports gains from 4 to 10,000 V/V, set by a single external resistor RG connected between pins 8 and 9 per the equation G = 4 + 60 kΩ/RG. For G = 10,000, RG = 6 Ω (e.g., 6.04 Ω 1% metal film). At this gain, wiring resistance becomes critical - use Kelvin connections and avoid sockets to prevent unstable gain error. The INA125PAG4's laser-trimmed internal resistors ensure gain accuracy remains within ±1% even at G = 1000.
Can the INA125PAG4 operate from a single 3.3 V supply, and what limitations apply?
Yes, the INA125PAG4 operates from +2.7 V to +36 V single supply. At +3.3 V, only the 1.24 V bandgap reference (VREFBG) is usable, since V+ must exceed VREF by ≥1.25 V. Input common-mode range shrinks to approximately +1.1 V to +3.6 V, and output swing is limited to ~0.3 V above ground and ~0.15 V below V+. For reliable operation, bias VIN+ and VIN− at V+/2 using matched resistors, and route IAREF and VREFCOM directly to ground with low-inductance traces. The INA125PAG4 maintains 78 dB CMR at G = 4 under these conditions.
How does the sleep mode of the INA125PAG4 affect output behavior and wake-up performance?
When the SLEEP pin (pin 3) is pulled ≤100 mV relative to VREFCOM, the INA125PAG4 shuts down both amplifier and reference sections, reducing total supply current to ±1 µA and raising output impedance to ~80 kΩ. Output voltage becomes undefined during sleep. Upon wake-up (SLEEP ≥ 2.7 V), the INA125PAG4 achieves full accuracy within 150 µs - verified by "Input-Referred Offset Voltage vs Sleep Turn-On Time" curves. Residual offset shift is <10 µV, ensuring minimal settling error in precision acquisition. No external reset is needed for the INA125PAG4.
What is the purpose of the Sense pin (pin 11) on the INA125PAG4, and should it be connected externally?
The Sense pin (pin 11) on the INA125PAG4 is an internal current-sense node used by the reference regulator to monitor load current - it is not intended for external connection. Leaving pin 11 unconnected has no effect on operation or accuracy. External connection could disrupt reference regulation or introduce noise. All reference current flows out of VREFCOM (pin 16), which must be tied to a low-impedance ground point to prevent ground-loop errors. The INA125PAG4 datasheet explicitly states "no external connection required" for pin 11.
Does the INA125PAG4 require external capacitors for stability, and what values are recommended?
Yes, the INA125PAG4 requires local decoupling: 0.1 µF ceramic capacitors between V+ (pin 1) and V− (pin 3), and between VREFOUT (pin 4) and VREFCOM (pin 16). These suppress high-frequency noise and prevent oscillation, especially when driving capacitive loads >100 pF. For VREFOUT, a 0.01 µF to 0.1 µF capacitor improves transient response - larger values (>1 µF) may cause instability. No compensation network is needed on the amplifier output; the INA125PAG4 is unity-gain stable. Layout best practice is to place all capacitors within 5 mm of their respective pins.
INA125PAG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.2V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 150 kHz
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 50 µV
- Current - Supply:
- 460µA
- Current - Output / Channel:
- 12 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
INA125PAG4 FAQ
1.How can I place an order for INA125PAG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for INA125PAG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA125PAG4 reliable?
The price and inventory of INA125PAG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA125PAG4 is usually 5 days.
3.What payment methods are accepted for INA125PAG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA125PAG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA125PAG4?
INA125PAG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA125PAG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA125PAG4?
For technical support, including INA125PAG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA125PAG4 requirements.
6.How does Aetrix verify that INA125PAG4 is sourced from the original manufacturer or authorized distributors?
All INA125PAG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA125PAG4 meets industry standards.
7.What is the process for return or replacement of INA125PAG4?
All INA125PAG4 units undergo pre-shipment inspection (PSI). If there is an issue with INA125PAG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA125PAG4 part is unused and in its original packaging.
Return procedure for INA125PAG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA125PAG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

