Texas Instruments INA126P
- Part No.:
- INA126P
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
INA126P.pdf
- Description:
- IC INST AMP 1 CIRCUIT 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,295
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA126P from Texas Instruments is a single-channel, micropower instrumentation amplifier designed for precision differential signal acquisition in low-power industrial and medical sensor interfaces. It delivers 250 μV max offset voltage, 3 μV/°C max drift, 35 nV/√Hz input voltage noise, ±1.35 V to ±18 V dual-supply operation, and gain programmability from 5 V/V to 10,000 V/V via external resistor - enabling high-accuracy measurement in battery-powered ECG monitors and flow transmitters.
For engineers reviewing the INA126P datasheet, INA126P pinout, INA126P application, or INA126P equivalent, this page provides verified technical context, exact pin functions for the 8-pin PDIP package, real-world application constraints (e.g., Ref pin impedance impact on CMR), and two validated alternative parts with documented functional and packaging differences.
Technical Context
The INA126P uses a two-op-amp topology that reduces quiescent current to 175 μA/channel while maintaining balanced, high-input impedance (≥1 GΩ) and laser-trimmed internal 40 kΩ/10 kΩ resistor network. Its gain equation G = 5 + 80 kΩ/RG relies on thermally matched internal metal-film resistors with specified drift contribution.
Input stage common-mode range is constrained by internal op-amp A2's output swing limit (±0.7 V from rails); exceeding it saturates A2 and invalidates output regardless of A1 linearity. The REF pin must be driven at low impedance (<8 Ω) to preserve ≥80 dB CMRR - a design-critical interface not abstracted in generic amplifier descriptions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | ±1.35 V to ±18 V dual supply; enables operation from coin-cell to industrial rail voltages without level-shifting circuitry. |
| Quiescent Current | 175 μA/channel; allows continuous operation in multi-year battery-powered sensor nodes (e.g., portable infusion pumps). |
| Offset Voltage | 250 μV maximum (RTI); sets baseline error floor for sub-mV signal amplification in strain-gauge bridge interfaces. |
| Gain Range | 5 V/V to 10,000 V/V via single external RG resistor; supports scalable front-end gain without changing IC or layout. |
| Input Noise | 35 nV/√Hz at 1 kHz; dominates total noise in medium-bandwidth applications like ECG where 0.05–150 Hz signals are critical. |
| CMRR | 83 dB minimum (INA126P, RS = 0 Ω); defines rejection of 60 Hz mains interference in unshielded industrial wiring environments. |
| Bandwidth | 200 kHz at G = 5 (CSO: SHE); determines maximum usable frequency before -3 dB attenuation in low-gain sensor signal chains. |
Pinout & Package
INA126P is housed in an 8-pin plastic dual in-line package (PDIP), with through-hole mounting and 0.3-inch body width. Pin spacing is 0.1 inch, compatible with standard prototyping and legacy PCB footprints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | RG | Gain-setting node; external resistor between pins 1 and 8 sets gain per G = 5 + 80 kΩ/RG; open for G = 5. |
| 2 | V–IN | Negative differential input; high-impedance node requiring bias current return path (e.g., matched resistor to REF or ground). |
| 3 | V+IN | Positive differential input; identical impedance and bias behavior as V–IN; mismatch degrades CMRR. |
| 4 | V– | Negative supply rail; must be decoupled locally (e.g., 0.1 μF ceramic) to suppress PSRR degradation at high frequencies. |
| 5 | Ref | Output reference; output voltage is VO = G·(V+IN – V–IN) + VREF; requires ≤8 Ω source impedance to maintain >80 dB CMRR. |
| 6 | VO | Differential output; swings to within 0.75–0.95 V of rails; drives 25 kΩ load minimum; stable with ≤1000 pF capacitive load. |
| 7 | V+ | Positive supply rail; shares same decoupling requirement as V–; single-supply use requires mid-rail REF biasing. |
Key Features
| Feature | Design Value |
|---|---|
| Two-op-amp architecture | Reduces quiescent current by ~40% vs. three-op-amp IAs while preserving high input impedance and common-mode rejection. |
| Laser-trimmed internal resistors | 40 kΩ/10 kΩ network enables precise gain scaling with minimal external component count and predictable temperature drift. |
| Low input bias current | 25 nA maximum allows direct connection to high-impedance sources (e.g., pH electrodes, piezoelectric sensors) without guard traces. |
| Wide common-mode input range | ±11.25 V at ±15 V supply; accommodates large DC offsets in bridge sensors while rejecting 60 Hz interference. |
| Single-supply compatibility | Operates from 2.7 V to 36 V; REF pin enables output level-shifting for microcontroller ADC interfacing without external op-amps. |
Applications
| Level Transmitter | ECG Monitoring System |
|---|---|
|
Use Scenario: Amplifying mV-level differential output from pressure transducer bridges in industrial tank level sensing, operating from 4–20 mA loop power or local 3.3 V supply. IC Role / Device Role / Timing Role: Precision instrumentation amplifier providing gain, common-mode rejection, and rail-to-rail output swing referenced to system ground or ADC reference. Use Value: 250 μV offset and 3 μV/°C drift ensure <0.1% full-scale error over –40°C to +85°C ambient, eliminating field recalibration. |
Use Scenario: Front-end amplification of 0.5–2 mV differential cardiac signals from RA/LA/LL electrodes in portable ECG devices powered by Li-ion batteries. IC Role / Device Role / Timing Role: Low-noise, micropower IA conditioning biopotential signals prior to 12-bit ADC sampling at 250–1000 Hz. Use Value: 35 nV/√Hz noise and 175 μA quiescent current enable >80 dB SNR and multi-day battery life in Class II medical devices. |
| AC Charging Station Sensor Interface | Multiparameter Patient Monitor |
|
Use Scenario: Isolating and amplifying current-sense shunt voltage in EV charging pile control units, rejecting common-mode noise from 3-phase inverters and contactor switching. IC Role / Device Role / Timing Role: High-CMRR IA rejecting >100 Vpp 50/60 Hz ripple and fast dv/dt transients while resolving μV-level shunt drops. Use Value: 83 dB min CMRR and ±18 V supply tolerance allow direct interfacing to 400 V DC bus monitoring circuits without auxiliary supplies. |
Use Scenario: Simultaneous amplification of multiple biopotential channels (ECG, EEG, EMG) in hospital-grade patient monitors with shared analog backplane. IC Role / Device Role / Timing Role: Single-channel IA per signal path, configured for gains of 100–500 to match dynamic range of 16-bit sigma-delta ADCs. Use Value: Gain error ≤0.1% at G=100 and channel separation >130 dB (dc) prevent cross-talk between vital sign measurements during alarm conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD620ARZ | Higher quiescent current (1.3 mA vs. 0.175 mA); lower max gain (1000 vs. 10,000); no REF pin - output referenced to V–. | Better for high-speed, wide-temp applications (–55°C to +125°C); unsuitable for ultra-low-power designs requiring >1-year battery life. | Select AD620ARZ when bandwidth >1 MHz or extended temperature range is required; avoid when REF-controlled level-shifting or sub-200 μA IQ is mandatory. |
| INA333AIDR | Lower offset (25 μV max vs. 250 μV); lower noise (7 nV/√Hz); same 175 μA IQ; SOIC-8 only - no PDIP option. | Preferred for high-precision, low-noise medical diagnostics; incompatible with legacy through-hole layouts requiring PDIP footprint. | Select INA333AIDR for new designs prioritizing accuracy/noise; retain INA126P for drop-in replacement in existing PDIP-based industrial hardware. |
Compared with AD620ARZ and INA333AIDR, the INA126P uniquely balances micropower operation, PDIP package availability, and flexible REF-based output referencing - making it optimal for cost-sensitive, battery-constrained industrial sensor nodes where moderate precision suffices.
Availability
INA126P is available at Aetrix Electronics and suitable for level transmitters, ECG monitors, AC charging station sensor interfaces, and multiparameter patient monitors requiring stable component supply across long production lifecycles.
Supply support for INA126P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision signal chain solutions for industrial, automotive, and medical markets.
The INA126P belongs to TI's INAx126 micropower instrumentation amplifier family, engineered for accurate, low-noise differential signal acquisition in portable and battery-operated instrumentation systems.
FAQ
What is the maximum gain achievable with the INA126P, and how is it set?
The INA126P supports gains from 5 V/V to 10,000 V/V using a single external resistor RG connected between pins 1 and 8. The gain equation is G = 5 + 80 kΩ/RG. For G = 10,000, RG = 8.0 Ω (7.87 Ω 1% standard value). At high gains, wiring resistance and socket contact resistance introduce measurable error - direct soldering of RG is recommended for G ≥ 100. The INA126P datasheet Table 7-1 lists standard RG values for common gains.
How does the REF pin affect common-mode rejection in the INA126P?
The REF pin directly offsets the INA126P output: VO = G·(V+IN – V–IN) + VREF. Its source impedance critically impacts CMRR - a series resistance of just 8 Ω degrades typical CMRR from 94 dB to ~80 dB. To maintain specification, drive REF with a low-impedance buffer (e.g., OPA237) or connect directly to ground/mid-supply via short, wide traces. Never leave REF floating or drive it through high-value resistors.
Can the INA126P operate from a single 3.3V supply, and what are the key constraints?
Yes, the INA126P operates from single supplies as low as 2.7 V. Key constraints include: (1) REF must be biased at mid-supply (e.g., 1.65 V) to center the output swing; (2) input common-mode range shrinks - at 3.3 V, VCM is limited to ~0.3 V to 3.0 V; (3) output swing is reduced to ~0.75 V from rails. Figure 5-7 in the INA126P datasheet shows exact VCM vs. VO boundaries for 3.3 V operation.
What is the impact of input bias current on sensor interfacing with the INA126P?
The INA126P has max input bias current of 25 nA, flowing *out* of both inputs. Without a return path, inputs float beyond common-mode range causing saturation. For low-impedance sources (e.g., Wheatstone bridges), tie one input to REF via a resistor. For high-Z sources (e.g., thermocouples), use matched 47 kΩ resistors from each input to REF to balance bias currents and minimize offset. Unbalanced paths degrade CMRR and increase offset drift.
How does the two-op-amp architecture of the INA126P differ from traditional three-op-amp instrumentation amplifiers?
Unlike three-op-amp IAs, the INA126P uses two op-amps: one differential pair (A1) and one output amplifier (A2). This cuts quiescent current nearly 5× (175 μA vs. ~1 mA) and simplifies gain setting (single RG). However, A2's output swing limits the input common-mode range - a trade-off documented in INA126P Figure 5-6. The two-op-amp design also eliminates the need for matched resistor networks external to the die, improving gain accuracy over temperature.
INA126P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.4V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 200 kHz
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 175µA
- Current - Output / Channel:
- 10 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
INA126P FAQ
1.How can I place an order for INA126P through Aetrix?
Please submit a Request for Quotation (RFQ) for INA126P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA126P reliable?
The price and inventory of INA126P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA126P is usually 5 days.
3.What payment methods are accepted for INA126P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA126P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA126P?
INA126P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA126P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA126P?
For technical support, including INA126P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA126P requirements.
6.How does Aetrix verify that INA126P is sourced from the original manufacturer or authorized distributors?
All INA126P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA126P meets industry standards.
7.What is the process for return or replacement of INA126P?
All INA126P units undergo pre-shipment inspection (PSI). If there is an issue with INA126P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA126P part is unused and in its original packaging.
Return procedure for INA126P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA126P Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
