Texas Instruments INA133UA/2K5
- Part No.:
- INA133UA/2K5
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
INA133UA/2K5.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA133UA/2K5 from Texas Instruments (originally Burr-Brown) is a precision unity-gain difference amplifier in SO-8 package, featuring ±450 µV max input offset voltage, ±5 µV/°C max drift, 0.05% max gain error, 1.5 MHz bandwidth, and 5 V/µs slew rate. It operates from ±2.25 V to ±18 V supplies and supports rail-to-rail input common-mode range beyond supply rails - used in differential line receivers, battery-powered instrumentation, and synchronous demodulators.
For engineers reviewing the INA133UA/2K5 datasheet, INA133UA/2K5 pinout, INA133UA/2K5 application, or INA133UA/2K5 equivalent, key selection criteria include guaranteed CMRR ≥80 dB over frequency, laser-trimmed resistor network for stable gain accuracy, low quiescent current (950 µA), and SO-8 tape-and-reel packaging (2500 units/reel) suitable for automated SMT assembly.
Technical Context
The INA133UA/2K5 integrates a precision op amp with on-chip laser-trimmed 25 kΩ resistor network, enabling accurate differential-to-single-ended conversion without external components. Its ratio-matched resistors ensure high common-mode rejection (≥90 dB at DC) and maintain gain stability across temperature (±1 ppm/°C typical gain drift).
It supports dual-supply (±2.25 V to ±18 V) and single-supply (+4.5 V to +36 V) operation, with input common-mode voltage range extending to 2×(V+)–3 V and 2×(V–)+3 V. Output drives 10 kΩ loads with ±13.5 V swing at ±15 V supply and remains stable with up to 1000 pF capacitive load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Accuracy | ±0.05% max initial error - ensures ≤0.5 mV output error for 1 V differential input at room temperature. |
| Input Offset Voltage | ±450 µV max - enables sub-millivolt-level signal resolution in precision sensor interfaces. |
| Offset Drift | ±5 µV/°C max - limits total offset shift to ≤0.5 mV over –40°C to +85°C industrial range. |
| Bandwidth | 1.5 MHz (–3 dB) - supports accurate amplification of signals up to ~100 kHz with <0.1% gain flatness. |
| Slew Rate | 5 V/µs - allows full-scale 20 Vpp output transitions in under 4 µs, critical for fast settling in data acquisition. |
| Supply Range | ±2.25 V to ±18 V - accommodates wide-range industrial sensors and legacy ±15 V systems without level-shifting. |
| Quiescent Current | 950 µA per amplifier - enables low-power operation in portable and always-on monitoring systems. |
Pinout & Package
INA133UA/2K5 is housed in an SO-8 surface-mount package (Package Drawing D, JEDEC MS-012), with thermal resistance θJA = 150°C/W. Pin 1 is marked by a beveled corner or dot; device is RoHS-compliant and moisture-sensitive level 3 (260°C peak reflow).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Ref | Reference terminal - output is referenced to this pin; grounding sets zero-output baseline; low-impedance drive (<10 Ω) required for optimal CMR. |
| 2 | –In | Inverting input - accepts negative-side differential input; matched source impedance required with +In for >80 dB CMRR. |
| 3 | +In | Non-inverting input - accepts positive-side differential input; must match –In source impedance within 5 Ω for rated CMRR. |
| 4 | V– | Negative supply rail - connects to system ground or negative supply; decoupling capacitor strongly recommended. |
| 5 | NC | No connection - internally unconnected; must remain floating (not tied to any potential). |
| 6 | V+ | Positive supply rail - connects to system VCC or positive supply; decoupling capacitor strongly recommended. |
| 7 | Output | Differential output - delivers VOUT = V+In – V–In referenced to Ref; capable of ±13.5 V swing into 10 kΩ. |
| 8 | Sense | Internal node - not user-accessible; connects to internal resistor network; must remain unconnected. |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed resistor network | 25 kΩ ratio-matched resistors ensure ±0.05% gain error and maintain ≥90 dB CMRR from DC to 100 Hz. |
| Rail-enhanced input stage | Input common-mode range extends to 2×(V+)–3 V and 2×(V–)+3 V - enables direct measurement of signals beyond supply rails. |
| Stable capacitive drive | Guaranteed stability with up to 1000 pF load - eliminates need for isolation resistors in ADC driver or cable-driven applications. |
| Low-noise architecture | 57 nV/√Hz input voltage noise at 1 kHz and 2 µVp-p (0.1–10 Hz) - preserves SNR in µV-level sensor signal chains. |
| Extended temperature operation | Specified from –40°C to +85°C, functional from –55°C to +125°C - suitable for automotive under-hood and industrial control environments. |
Applications
| Current/Differential Line Receiver | Unity-Gain Inverting Amplifier |
|---|---|
Use Scenario: Receiving differential analog signals over twisted-pair cables in noisy factory environments, such as 4–20 mA loop receivers or isolated sensor outputs. IC Role / Device Role / Timing Role: Difference amplifier converting differential input to single-ended output referenced to system ground, rejecting common-mode noise up to 90 dB. Use Value: Eliminates ground-loop errors and rejects >60 dB of 50/60 Hz hum without external filtering - reduces BOM count and PCB area vs discrete solutions. | Use Scenario: Inverting a precision reference voltage (e.g., ±2.5 V) with minimal gain error in calibration circuitry for data converters. IC Role / Device Role / Timing Role: Unity-gain inverter using internal resistor network; Ref pin grounded, +In tied to input, –In to output. Use Value: Delivers ±0.05% gain accuracy and <0.001% nonlinearity - avoids trimming resistors and maintains traceability in metrology-grade designs. |
| Summing Amplifier | Synchronous Demodulator |
Use Scenario: Combining multiple sensor outputs (e.g., thermocouple, strain gauge, pressure transducer) into a single conditioned signal for microcontroller ADC input. IC Role / Device Role / Timing Role: Precision summing node configured with external resistors; INA133UA/2K5 provides low-drift, high-CMRR front-end buffering. Use Value: Achieves ±0.05% summing accuracy across temperature - outperforms general-purpose op amps requiring manual resistor matching. | Use Scenario: Recovering low-level AC-coupled sensor signals (e.g., lock-in amplifier outputs) modulated at fixed carrier frequency. IC Role / Device Role / Timing Role: Differential input stage rejecting carrier feedthrough and power supply noise while preserving phase-coherent demodulated output. Use Value: 1.5 MHz bandwidth and 5.5 µs settling to 0.01% enable clean recovery of signals up to 100 kHz - supports high-speed optical or magnetic sensing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar difference amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA132UA/2K5 | Wider supply range (±1.35 V to ±18 V), lower quiescent current (550 µA), but reduced bandwidth (1.2 MHz) and higher offset drift (±10 µV/°C). | Better suited for ultra-low-power battery systems where speed <1 MHz is acceptable. | Select when minimizing power dominates over settling time or temperature stability. |
| AD8271ARMZ-REEL | Higher CMRR (100 dB min), lower offset (±100 µV), but narrower common-mode range (up to ±12 V) and no rail-enhanced inputs. | Preferred for high-precision medical instrumentation where CMRR >95 dB is mandatory. | Choose when ultimate DC accuracy and noise performance outweigh input voltage range flexibility. |
Compared with INA132UA/2K5, INA133UA/2K5 trades 300 µA higher quiescent current for 0.3 MHz extra bandwidth and half the offset drift; versus AD8271ARMZ-REEL, it sacrifices 10 dB CMRR and 350 µV offset to gain ±18 V input common-mode capability and seamless rail-to-rail signal handling.
Availability
INA133UA/2K5 is available at Aetrix Electronics and suitable for industrial process control, battery-powered test equipment, and automotive sensor signal conditioning requiring stable component supply and long-term manufacturability.
Supply support for INA133UA/2K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains its precision analog portfolio, emphasizing high-accuracy signal conditioning for industrial, medical, and test equipment markets.
The INA133 family was designed as a low-cost, high-performance alternative to discrete difference amplifier builds - targeting applications needing laser-trimmed gain accuracy, wide supply tolerance, and robust common-mode rejection without external trimming.
FAQ
What is the maximum capacitive load the INA133UA/2K5 can drive without instability?
The INA133UA/2K5 is specified stable with up to 1000 pF capacitive load, as confirmed in the datasheet's "Capacitive Load (stable operation)" parameter. This eliminates the need for series isolation resistors in ADC driver or coaxial cable interface applications. For loads exceeding 1000 pF, external compensation or a buffer stage is recommended. The INA133UA/2K5 maintains phase margin >45° under this condition per typical performance curves.
Does the INA133UA/2K5 support single-supply operation, and what is the minimum supply voltage?
Yes, the INA133UA/2K5 supports true single-supply operation from +4.5 V to +36 V. At +5 V supply, it retains full functionality including rail-enhanced input range (down to 2×V–+3 V = +3 V and up to 2×V++3 V = +13 V). The minimum valid supply is +4.5 V - operation below this risks degraded CMRR, increased offset, and possible latch-up. The INA133UA/2K5 achieves this via internal level-shifting circuitry independent of dual-supply biasing.
How does the "Sense" pin (Pin 8) function in the INA133UA/2K5?
The Sense pin (Pin 8) is an internal node connecting the laser-trimmed resistor network and is not intended for external connection. It must remain unconnected (floating) in all applications. Connecting it to any potential may unbalance the internal ratio matching, degrading gain accuracy and CMRR. This pin has no electrical function in normal operation - its presence is structural, related to the SO-8 die attach and routing. The INA133UA/2K5 relies solely on Pins 1–3, 4, 6, and 7 for signal and power interface.
Can the INA133UA/2K5 be used as a unity-gain inverter, and how is it configured?
Yes, the INA133UA/2K5 can be configured as a precision unity-gain inverter: tie Pin 1 (Ref) to ground, apply input to Pin 3 (+In), connect Pin 7 (Output) to Pin 2 (–In), and leave Pin 5 (NC) unconnected. This configuration leverages the internal 1:1 resistor ratio to deliver VOUT = –VIN with ±0.05% gain error and <0.001% nonlinearity. The INA133UA/2K5 achieves this without external resistors - eliminating matching errors and thermal drift sources inherent in discrete implementations.
What is the purpose of the "NC" pin (Pin 5) on the INA133UA/2K5, and can it be grounded?
Pin 5 is designated "NC" (No Connection) and is internally unconnected - it serves only mechanical and routing purposes in the SO-8 package. Grounding or otherwise connecting Pin 5 may introduce parasitic coupling, degrade PSRR, or cause unpredictable offset shifts due to substrate injection. The datasheet explicitly requires Pin 5 to remain floating. All functional behavior of the INA133UA/2K5 is fully defined by Pins 1, 2, 3, 4, 6, 7, and 8 - Pin 5 has zero electrical role in the INA133UA/2K5 circuit operation.
INA133UA/2K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 5V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1.5 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- 150 µV
- Current - Supply:
- 950µA
- Current - Output / Channel:
- 32 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
INA133UA/2K5 FAQ
1.How can I place an order for INA133UA/2K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for INA133UA/2K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA133UA/2K5 reliable?
The price and inventory of INA133UA/2K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA133UA/2K5 is usually 5 days.
3.What payment methods are accepted for INA133UA/2K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA133UA/2K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA133UA/2K5?
INA133UA/2K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA133UA/2K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA133UA/2K5?
For technical support, including INA133UA/2K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA133UA/2K5 requirements.
6.How does Aetrix verify that INA133UA/2K5 is sourced from the original manufacturer or authorized distributors?
All INA133UA/2K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA133UA/2K5 meets industry standards.
7.What is the process for return or replacement of INA133UA/2K5?
All INA133UA/2K5 units undergo pre-shipment inspection (PSI). If there is an issue with INA133UA/2K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA133UA/2K5 part is unused and in its original packaging.
Return procedure for INA133UA/2K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA133UA/2K5 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
