Texas Instruments INA205AIDR
- Part No.:
- INA205AIDR
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
INA205AIDR.pdf
- Description:
- IC CURRENT MONITOR 3.5% 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,010
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA205AIDR from Texas Instruments is a unidirectional current-shunt monitor IC with 100 V/V gain, dual open-drain comparators (CMP1 latched, CMP2 delay-programmable), and integrated 1.2-V reference output. It operates from 2.7 V to 18 V, supports –16 V to 80 V common-mode input range, and delivers 200 kHz bandwidth with ±2% total output error over –40°C to 125°C - used for overcurrent protection in telecom power supplies.
For engineers reviewing the INA205AIDR datasheet, INA205AIDR pinout, INA205AIDR application, or INA205AIDR equivalent, key selection factors include its 100 V/V fixed gain, 1.2-V REF OUT capability, comparator hysteresis (±8 mV), 1.3-μs typical response time, and SOIC-14 package compatibility with high-side shunt monitoring at up to 80 V common-mode.
Technical Context
The INA205AIDR implements a precision current-sense amplifier stage followed by two independent comparators: CMP1 features internal latch and active-low reset (CMP1 RESET), while CMP2 accepts an external capacitor on CMP2 DELAY to set programmable delay (e.g., 0.1 μF = 0.5 s). Both comparators use internal 0.6-V references, overrideable on pins 3 and 6 in 14-pin packages.
Its architecture supports unidirectional sensing only, with RTI offset voltage ≤±3.5 mV over temperature and CMRR ≥100 dB at 12 V common-mode. The 1.2-V reference (±12 mV accuracy, 40–100 ppm/°C drift) is buffered and capable of sourcing/sinking up to 1 mA, enabling biasing of external circuitry without added components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain | 100 V/V - scales 10-mV shunt drop to 1-V output; enables high-resolution low-current sensing with minimal shunt loss. |
| Common-Mode Range | –16 V to 80 V - supports direct high-side connection to 48-V telecom rails or battery stacks without level-shifting. |
| Bandwidth | 200 kHz - sufficient for fast overcurrent detection in switch-mode power supplies and motor drives. |
| Comparator Delay | User-programmable via external capacitor (e.g., 0.1 μF → 0.5 s) - prevents nuisance tripping during transient load surges. |
| Reference Output | 1.2 V ±12 mV (TYP), 40–100 ppm/°C drift - stable bias source for ADC references or comparator thresholds. |
| Quiescent Current | 1.8–2.8 mA - enables always-on monitoring in energy-sensitive industrial controllers. |
| Operating Temp | –40°C to 125°C - qualified for under-hood automotive and base station power module environments. |
Pinout & Package
INA205AIDR is housed in a 14-pin SOIC (D) package (8.65 mm × 3.91 mm), RoHS-compliant, with standard 1.27-mm pitch and exposed pad not present. Thermal resistance RθJA = 84.9°C/W enables operation at full spec without forced airflow in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Current-sense high-side input | Connects directly to shunt resistor high terminal; tolerates up to 80 V common-mode. |
| VIN− | Current-sense low-side input | Connects to shunt resistor low terminal; differential input defines sense voltage (VSENSE). |
| OUT | Analog output | Voltage output = 100 × VSENSE; rail-to-rail swing (to GND +4 mV / to VS −0.25 V) drives ADC or op-amp inputs. |
| CMP1 IN+ | Comparator 1 non-inverting input | Accepts threshold signal; referenced to internal 0.6-V or external override on pin 3. |
| CMP1 IN−/0.6V REF | Comparator 1 inverting input / reference tap | Internal 0.6-V reference node; externally overridable to set custom trip point. |
| CMP2 IN+ | Comparator 2 non-inverting input | Threshold input for second overcurrent channel; compatible with same reference options as CMP1. |
| CMP2 IN−/0.6V REF | Comparator 2 inverting input / reference tap | Dual-purpose pin: internal 0.6-V reference or external override point for CMP2 threshold. |
| CMP1 RESET | Active-low latch reset | Pull high to release latch; open or grounded = transparent mode; 1.5-μs minimum pulse width required. |
| CMP2 DELAY | Delay timing capacitor connection | Connects to external capacitor (0.01–1 μF); sets delay per tD = 5 × CDELAY (μF → seconds). |
| CMP1 OUT | Open-drain latch output | Drives external pull-up; remains asserted after trip until CMP1 RESET is pulsed low. |
| CMP2 OUT | Open-drain delayed output | Asserts only after programmed delay; no latch - returns low when input condition clears. |
| 1.2V REF OUT | Buffered reference output | Stable 1.2-V source; ±12 mV tolerance, 1-mA drive capability; decoupling capacitor recommended. |
| VS | Power supply | Single 2.7–18-V supply; bypass with 0.01-μF ceramic capacitor close to pin. |
| GND | Analog ground | Return path for sense, reference, and comparator circuits; separate from power ground recommended. |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 100 V/V gain | Eliminates external gain-setting resistors; reduces BOM count and layout sensitivity in high-accuracy current loops. |
| Latching comparator (CMP1) | Retains fault state until explicit reset - essential for persistent alarm signaling in safety-critical power systems. |
| Programmable delay (CMP2) | Capacitor-timed delay prevents false triggers during inrush or short-duration transients without software intervention. |
| 1.2-V buffered reference | Provides stable, low-drift bias for external comparators or ADCs - avoids need for discrete voltage reference IC. |
| –16 V to 80 V common-mode | Enables direct high-side sensing on 48-V DC distribution buses or negative-rail systems without isolation or level shifters. |
| SOIC-14 thermal performance | RθJA = 84.9°C/W allows continuous operation at full spec in 70°C ambient with standard PCB copper area. |
Applications
| Telecom Power Supply Monitoring | Automotive Battery Management |
|---|---|
|
Use Scenario: Real-time monitoring of 48-V backplane current in LTE base station power modules. IC Role / Device Role / Timing Role: High-side current shunt monitor with CMP1 latched fault output triggering system shutdown within 1.3 μs of overcurrent event. Use Value: Prevents MOSFET failure during short-circuit events by asserting hardwired disable signal before thermal runaway occurs. |
Use Scenario: Cell-level current measurement and overcharge protection in 12-V lead-acid starter battery systems. IC Role / Device Role / Timing Role: Unidirectional sense amplifier feeding CMP2 with 100-ms delay to ignore cranking surge while detecting sustained overcharge. Use Value: Extends battery life by distinguishing engine-start transients from dangerous overvoltage conditions requiring charge termination. |
| Industrial Motor Drive Protection | Welding Equipment Current Control |
|
Use Scenario: Phase current feedback and overcurrent cutoff in 3-phase IGBT inverters driving HVAC compressors. IC Role / Device Role / Timing Role: Provides isolated analog output (OUT) to controller ADC while CMP1 latches fault for immediate gate drive disable. Use Value: Enables simultaneous precise control and fail-safe protection using single IC - reduces component count vs. separate sense + comparator solutions. |
Use Scenario: Closed-loop current regulation and arc-fault detection in constant-current DC welding power supplies. IC Role / Device Role / Timing Role: Measures weld cable current; CMP2 delay (set to 500 ms) suppresses spatter-induced noise while detecting open-circuit faults. Use Value: Improves weld quality consistency by rejecting high-frequency arc noise without compromising response to true open-circuit failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar current-shunt monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA204AIDR | 50 V/V gain (vs. INA205AIDR's 100 V/V); identical pinout, reference, and comparator architecture. | Better suited for higher shunt voltages (e.g., 200 mV full-scale); lower gain improves noise immunity but reduces resolution at low currents. | Select INA204AIDR when shunt voltage exceeds 100 mV or when reduced gain improves SNR in noisy environments. |
| INA206AIDR | Bidirectional sensing capability; single comparator (no CMP2 delay); no 1.2-V REF OUT; same 100 V/V gain option available. | Required for regenerative braking or H-bridge current monitoring; lacks dual-comparator flexibility and buffered reference. | Choose INA206AIDR only when bidirectional measurement is mandatory; otherwise INA205AIDR offers superior feature integration. |
Compared with INA204AIDR and INA206AIDR, the INA205AIDR uniquely combines 100 V/V gain, dual comparators with latching and programmable delay, and a buffered 1.2-V reference - making it optimal for high-precision, high-reliability unidirectional overcurrent protection where space and component count are constrained.
Availability
INA205AIDR is available at Aetrix Electronics and suitable for telecom power supplies, automotive battery management, industrial motor drives, and welding equipment requiring stable component supply across extended temperature and voltage ranges.
Supply support for INA205AIDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision signal conditioning and power management ICs.
The INA20x family was designed specifically for high-voltage unidirectional current sensing in power conversion systems - integrating amplification, comparison, and reference functions into a single package to simplify overcurrent protection design.
FAQ
What is the maximum common-mode voltage the INA205AIDR can handle?
The INA205AIDR supports a common-mode input range from –16 V to +80 V. This allows direct high-side shunt connection in 48-V telecom systems or industrial 24/48-V DC distribution without level-shifting circuitry. Operation at 80 V requires adherence to absolute maximum ratings - VIN+ and VIN− must not exceed VS + 0.3 V or go below GND – 0.3 V.
Does the INA205AIDR support bidirectional current sensing?
No, the INA205AIDR is strictly a unidirectional current-shunt monitor. Its internal architecture measures only positive differential voltage (VIN+ > VIN−) and cannot resolve reverse current flow. For bidirectional applications, TI's INA206AIDR or INA271AIDR are appropriate alternatives - neither shares pin compatibility or functional equivalence with the INA205AIDR.
How is the comparator delay set on the INA205AIDR?
The comparator 2 delay on the INA205AIDR is set by connecting an external capacitor between the CMP2 DELAY pin and GND. The delay time (tD) in seconds equals 5 × CDELAY in microfarads - for example, a 0.1-μF capacitor yields ~0.5 s delay. Capacitor values from 0.01 μF to 1 μF are supported, enabling delays from 50 ms to 5 s.
Can the 1.2-V reference output of the INA205AIDR be used to bias external circuitry?
Yes, the 1.2-V REF OUT pin provides a buffered, low-drift reference capable of sourcing or sinking up to 1 mA. It is specified at ±12 mV accuracy over temperature and exhibits 40–100 ppm/°C drift. For optimal stability, connect a 0.1-μF ceramic capacitor from 1.2-V REF OUT to GND near the device.
What is the purpose of the CMP1 RESET pin on the INA205AIDR?
The CMP1 RESET pin is an active-low input that clears the latched state of Comparator 1. When pulled low for ≥1.5 μs, it releases the CMP1 OUT signal. If left open or grounded, CMP1 operates in transparent mode (non-latching). This pin enables manual or microcontroller-driven fault acknowledgment - critical for systems requiring operator confirmation before resuming operation after overcurrent events.
INA205AIDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Current Monitor
- Sensing Method:
- High-Side
- Accuracy:
- ±3.5%
- Voltage - Input:
- -16V ~ 80V
- Current - Output:
- 1mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
INA205AIDR FAQ
1.How can I place an order for INA205AIDR through Aetrix?
Please submit a Request for Quotation (RFQ) for INA205AIDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA205AIDR reliable?
The price and inventory of INA205AIDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA205AIDR is usually 5 days.
3.What payment methods are accepted for INA205AIDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA205AIDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA205AIDR?
INA205AIDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA205AIDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA205AIDR?
For technical support, including INA205AIDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA205AIDR requirements.
6.How does Aetrix verify that INA205AIDR is sourced from the original manufacturer or authorized distributors?
All INA205AIDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA205AIDR meets industry standards.
7.What is the process for return or replacement of INA205AIDR?
All INA205AIDR units undergo pre-shipment inspection (PSI). If there is an issue with INA205AIDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA205AIDR part is unused and in its original packaging.
Return procedure for INA205AIDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA205AIDR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
