Texas Instruments INA2126EA/250
- Part No.:
- INA2126EA/250
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
INA2126EA/250.pdf
- Description:
- IC INST AMP 2 CIRCUIT 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA2126EA/250 from Texas Instruments is a dual-channel, micropower instrumentation amplifier optimized for precision differential signal acquisition in low-power industrial and medical systems. It delivers 250 μV maximum offset voltage, 3 μV/°C max drift, 35 nV/√Hz input voltage noise, ±1.35 V to ±18 V dual-supply operation, and gain programmability from 5 V/V to 10,000 V/V via a single external resistor - enabling high-accuracy sensor interfacing in battery-powered ECG monitors and flow transmitters.
For engineers reviewing the INA2126EA/250 datasheet, INA2126EA/250 pinout, INA2126EA/250 application, or INA2126EA/250 equivalent, key selection criteria include its dual-channel VSSOP-16 package, guaranteed –40°C to +85°C operation, 175 μA/channel quiescent current, 94 dB min CMRR at G=5, and explicit requirement for SenseA/SenseB feedback connections to respective outputs for specified performance.
Technical Context
The INA2126EA/250 implements a two-op-amp topology that reduces power versus traditional three-op-amp IAs while maintaining high input impedance and balanced inputs. Its internal laser-trimmed 40 kΩ/10 kΩ resistor network enables precise gain setting (G = 5 + 80 kΩ/RG) with minimal external components.
Each channel features independent reference (RefA/RefB), sense (SenseA/SenseB), and gain-setting terminals (RGA pins 3–4, RGB pins 13–14), requiring direct connection of SenseA to VOA and SenseB to VOB for accurate output regulation and load-independent performance. Input common-mode range is constrained by internal op-amp A2's output swing, limiting usable VCM to ±11.25 V at ±15 V supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual - enables simultaneous acquisition of two independent sensor signals without cross-coupling at DC/low frequency. |
| Offset Voltage (max) | ±250 μV - ensures ≤0.25 mV error at unity gain; critical for sub-millivolt biomedical signal amplification. |
| Quiescent Current (per ch) | ±175 μA - supports >1-year battery life in portable patient monitors with dual-sensor configurations. |
| Gain Range | 5 V/V to 10,000 V/V - set by single external resistor; 5 V/V minimum preserves wide input common-mode range. |
| Input Voltage Noise | 35 nV/√Hz at 1 kHz - enables clean amplification of low-level thermocouple or strain-gauge outputs. |
| CMRR (min, G=5) | 94 dB - rejects >5,000:1 common-mode interference (e.g., 60 Hz line noise) in noisy industrial environments. |
| Supply Range | ±1.35 V to ±18 V - operates from single 2.7 V supply (with REF biasing) up to industrial ±15 V rails. |
Pinout & Package
INA2126EA/250 is housed in a 16-pin SSOP (DBQ) package - 4.4 mm × 3.9 mm, 0.65 mm pitch - optimized for space-constrained PCB layouts in portable medical and industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | V–INA | Negative input for Channel A; requires low-impedance bias path to avoid saturation. |
| 2 | V+INA | Positive input for Channel A; forms differential pair with Pin 1 for high-CMRR acquisition. |
| 3, 4 | RGA | Channel A gain-setting node; connect external resistor between Pins 3 and 4 for G > 5. |
| 5 | RefA | Channel A output reference; must be driven low-impedance (≤8 Ω) to maintain CMRR > 80 dB. |
| 6 | VOA | Channel A output; SenseA (Pin 7) must be connected directly to this pin for specified accuracy. |
| 7 | SenseA | Channel A feedback sense; connects to VOA (Pin 6) to regulate output at load, not at die. |
| 8 | V– | Common negative supply rail for both channels; decoupling capacitor required near pin. |
| 9 | V+ | Common positive supply rail for both channels; decoupling capacitor required near pin. |
| 10 | SenseB | Channel B feedback sense; connects to VOB (Pin 11) to regulate output at load, not at die. |
| 11 | VOB | Channel B output; SenseB (Pin 10) must be connected directly to this pin for specified accuracy. |
| 12 | RefB | Channel B output reference; same low-impedance drive requirement as RefA (Pin 5). |
| 13, 14 | RGB | Channel B gain-setting node; connect external resistor between Pins 13 and 14 for G > 5. |
| 15 | V+INB | Positive input for Channel B; forms differential pair with Pin 16 for independent second channel. |
| 16 | V–INB | Negative input for Channel B; completes dual-channel architecture with full pin separation. |
Key Features
| Feature | Design Value |
|---|---|
| Two-op-amp architecture | Reduces quiescent current by ~30% vs. three-op-amp IAs while preserving high input impedance and balanced inputs. |
| Laser-trimmed internal resistors | Enables 0.02% typical gain error at G=5 and ±2 ppm/°C gain drift - eliminates need for calibration in factory-set systems. |
| Independent Sense/Ref per channel | Allows true load-regulated output and flexible reference level setting (e.g., mid-supply for single-ended ADC interface). |
| Low-frequency channel separation | 130 dB at DC ensures no crosstalk between channels in static sensor measurements like pressure + temperature. |
| Single-resistor gain programming | Supports rapid prototyping and field recalibration - e.g., swapping 845 Ω for G=100 to 15.8 Ω for G=5000. |
Applications
| Level Transmitter | Flow Transmitter |
|---|---|
Use Scenario: Amplifying mV-level differential output from hydrostatic pressure sensors in tank-level monitoring systems. IC Role / Device Role / Timing Role: Dual-channel IA acquires pressure head and temperature compensation signals simultaneously with matched gain and offset. Use Value: 94 dB CMRR rejects ground-loop noise in long cable runs; 175 μA/channel enables solar-powered remote units. |
Use Scenario: Conditioning low-amplitude signals from electromagnetic flow meters in water treatment plants. IC Role / Device Role / Timing Role: INA2126EA/250 measures induced voltage across fluid path while rejecting common-mode electrode noise. Use Value: 35 nV/√Hz noise floor preserves signal integrity for <1 mV flow signals; dual channels support flow + diagnostics on one IC. |
| Multiparameter Patient Monitor | Electrocardiogram (ECG) |
Use Scenario: Simultaneous acquisition of respiration (thermistor bridge) and SpO₂ (photodiode) signals in bedside monitors. IC Role / Device Role / Timing Role: Channel A conditions thermistor bridge; Channel B conditions photodiode TIA output - both referenced to same analog ground. Use Value: Independent RefA/RefB pins allow separate DC biasing; 130 dB channel separation prevents respiratory artifact from corrupting SpO₂ waveform. |
Use Scenario: Front-end amplification of 0.5–2 mV differential ECG signals with 60 Hz common-mode interference. IC Role / Device Role / Timing Role: Precision IA stage rejecting lead-wire noise before filtering and digitization. Use Value: ±250 μV offset ensures baseline stability over temperature; 3 μV/°C drift minimizes recalibration in clinical environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA2126UA/2K5 | SOIC-16 package (5.3 mm × 10.2 mm); 76.2 °C/W θJA vs. 115.8 °C/W for EA/250; identical electrical specs. | Better thermal performance in high-power-density layouts; less suitable for ultra-compact portable designs. | Select UA/2K5 when board space allows larger footprint and thermal management prioritizes junction temperature over size. |
| AD8422ARZ | Single-channel; 10 nV/√Hz noise (lower), 350 μA IQ (higher); 8-lead SOIC; G = 1–1000 via 2-resistor ratio. | Requires two devices for dual-sensor use; superior noise for high-fidelity audio/ultrasound; higher power limits battery life. | Select AD8422ARZ only when single-channel performance (e.g., ultra-low noise) outweighs dual-channel integration and micropower needs. |
Compared with INA2126UA/2K5 and AD8422ARZ, the INA2126EA/250 uniquely combines dual-channel integration, VSSOP-16 miniaturization, and 175 μA/channel quiescent current - making it the sole option for space- and power-constrained dual-sensor systems where thermal resistance >115 °C/W is acceptable.
Availability
INA2126EA/250 is available at Aetrix Electronics and suitable for level transmitter design, flow meter conditioning, and multiparameter patient monitor development requiring stable component supply across extended production lifecycles.
Supply support for INA2126EA/250 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The INAx126 product line was designed specifically for low-power, high-accuracy sensor signal conditioning in portable and battery-operated instrumentation - emphasizing micropower operation, wide supply flexibility, and ease of gain configuration.
FAQ
What is the correct way to connect SenseA and SenseB on the INA2126EA/250?
SenseA (Pin 7) must be connected directly to VOA (Pin 6), and SenseB (Pin 10) must be connected directly to VOB (Pin 11). These connections close the feedback loop at the load to ensure output accuracy is maintained regardless of trace resistance or connector losses. Omitting them degrades gain accuracy and linearity beyond datasheet specifications for the INA2126EA/250.
Does the INA2126EA/250 support single-supply operation, and how is the reference pin used?
Yes, the INA2126EA/250 operates from a single 2.7 V to 36 V supply. The RefA (Pin 5) and RefB (Pin 12) pins must be driven by a low-impedance source - typically a voltage divider or buffer set to mid-supply (e.g., 1.35 V for 2.7 V system) - to establish the output common-mode level. Failure to provide low-Z drive degrades CMRR below 80 dB in the INA2126EA/250.
What is the maximum gain achievable with the INA2126EA/250, and what resistor value is needed?
The INA2126EA/250 supports gains up to 10,000 V/V using the formula G = 5 + 80 kΩ/RG. For G = 10,000, RG = 8.0 Ω (7.87 Ω standard 1% value). At such high gains, wiring resistance and PCB layout become critical - use Kelvin connections and avoid sockets to prevent gain error exceeding ±1% in the INA2126EA/250.
How does channel separation behave at high frequencies in the INA2126EA/250?
Channel separation in the INA2126EA/250 is 130 dB at DC but decreases with frequency due to capacitive coupling - e.g., 70 dB at 100 kHz (Figure 5-22). Layout mitigation (guard traces, balanced routing, ground planes) is essential above 10 kHz. This behavior is intrinsic to the dual-die SSOP construction and is documented for the INA2126EA/250, not extrapolated.
Is the 250 μV maximum offset voltage specified per channel or across both channels?
The ±250 μV maximum offset voltage for the INA2126EA/250 is specified per channel - meaning Channel A and Channel B each meet this limit independently under the conditions of Table 5.6 (TA = 25°C, VS = ±15 V). Matched offset between channels is not guaranteed; system-level calibration may be required for ratiometric dual-sensor applications using the INA2126EA/250.
INA2126EA/250 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 0.4V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 200 kHz
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 50 µV
- Current - Supply:
- 175µA (x2 Channels)
- Current - Output / Channel:
- 10 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
INA2126EA/250 FAQ
1.How can I place an order for INA2126EA/250 through Aetrix?
Please submit a Request for Quotation (RFQ) for INA2126EA/250 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA2126EA/250 reliable?
The price and inventory of INA2126EA/250 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA2126EA/250 is usually 5 days.
3.What payment methods are accepted for INA2126EA/250?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA2126EA/250 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA2126EA/250?
INA2126EA/250 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA2126EA/250 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA2126EA/250?
For technical support, including INA2126EA/250 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA2126EA/250 requirements.
6.How does Aetrix verify that INA2126EA/250 is sourced from the original manufacturer or authorized distributors?
All INA2126EA/250 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA2126EA/250 meets industry standards.
7.What is the process for return or replacement of INA2126EA/250?
All INA2126EA/250 units undergo pre-shipment inspection (PSI). If there is an issue with INA2126EA/250, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA2126EA/250 part is unused and in its original packaging.
Return procedure for INA2126EA/250:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA2126EA/250 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

