Texas Instruments INA2133U/2K5
- Part No.:
- INA2133U/2K5
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
INA2133U/2K5.pdf
- Description:
- IC OPAMP DIFF 2 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA2133U/2K5 from Texas Instruments is a dual-channel, high-speed precision difference amplifier used for accurate differential signal conditioning in industrial measurement and feedback systems. It delivers ±450 μV max offset voltage, 1.5 MHz bandwidth, ±2.25 V to ±18 V dual-supply operation, and operates across −40°C to +85°C. It is deployed in servo drive position feedback and battery cell formation equipment.
For engineers reviewing the INA2133U/2K5 datasheet, INA2133U/2K5 pinout, INA2133U/2K5 application, or INA2133U/2K5 equivalent, key selection criteria include guaranteed gain error ≤0.05%, fast 5.5 μs settling to 0.01%, dual-channel isolation for low crosstalk, and rail-to-rail input common-mode range extending beyond supply rails.
Technical Context
The INA2133U/2K5 integrates two independent precision op-amps with laser-trimmed 25 kΩ resistor networks per channel, enabling unity-gain difference amplification with matched ratio accuracy. Its internal architecture supports wide common-mode input (2×V−+3 V to 2×V++3 V) and maintains CMRR ≥80 dB over frequency via on-die resistor matching and TCR tracking.
Each channel features separate Sense, +In, −In, Ref, and Output terminals, with no shared internal nodes-ensuring <−90 dB channel separation and independent overload recovery. The device operates in a single functional mode with no configuration pins or control logic, requiring only V+ and V− supplies and external decoupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth | 1.5 MHz (−3 dB): supports accurate AC-coupled current sensing up to ~150 kHz at unity gain. |
| Offset Voltage | ±450 μV max (TA = 25°C, VS = ±15 V): enables sub-mV-level DC measurement accuracy without trimming. |
| Gain Error | ±0.05% max: ensures calibrated gain stability across temperature and supply voltage variations. |
| Slew Rate | 5 V/μs (CSO: SHE) or 20 V/μs (CSO: RFB): determines maximum undistorted output transition speed for step inputs. |
| Settling Time | 5.5 μs to 0.01% (VSTEP = 10 V): critical for high-throughput data acquisition with minimal dead time. |
| Supply Range | ±2.25 V to ±18 V (or +4.5 V to +36 V single): accommodates legacy industrial rails and wide-input power systems. |
| Quiescent Current | ±0.95 mA per amplifier: allows dual-channel precision amplification within 2 mA total supply budget. |
Pinout & Package
INA2133U/2K5 is housed in a SOIC-14 surface-mount package (8.65 mm × 6.00 mm), rated for industrial temperature operation (−40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +In A (Pin 3) | Noninverting input, Channel A | Connects to 25 kΩ resistor network; requires matched source impedance to maintain CMRR. |
| −In A (Pin 2) | Inverting input, Channel A | Connects to 25 kΩ resistor network; forms differential pair with +In A for gain = 1 configuration. |
| +In B (Pin 5) | Noninverting input, Channel B | Independent of Channel A; enables simultaneous dual-signal conditioning without interaction. |
| −In B (Pin 6) | Inverting input, Channel B | Paired with +In B; identical internal topology to Channel A for consistent performance. |
| Out A (Pin 13) | Output, Channel A | Capable of sourcing/sinking ≥32 mA (CSO: SHE); drives 10 kΩ loads with <1.5 V headroom. |
| Out B (Pin 9) | Output, Channel B | Electrically isolated from Out A; supports independent load driving and fault containment. |
| Ref A (Pin 14) | Reference input, Channel A | DC offset summation node; output = G × (V+In − V−In) + VRef; keep source Z < 10 Ω for CMRR integrity. |
| Ref B (Pin 8) | Reference input, Channel B | Independent reference path; allows separate DC biasing or offset nulling per channel. |
| Sense A (Pin 12) | Sense input, Channel A | Internal connection point to inverting-side 25 kΩ resistor; not externally accessible in standard use. |
| Sense B (Pin 10) | Sense input, Channel B | Same function as Sense A; unused in basic difference amplifier configuration. |
| V+ (Pin 11) | Positive supply | Highest potential rail; accepts up to +18 V (dual) or +36 V (single); requires local 0.1 μF ceramic bypass. |
| V− (Pin 4) | Negative supply | Lowest potential rail; accepts down to −18 V (dual); shares same bypassing requirement as V+. |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed resistor network | Enables 0.05% gain error and <±5 μV/°C offset drift by matching R1/R2 and R3/R4 ratios on-die. |
| Extended common-mode input range | Accepts signals from (2×V−)+3 V to (2×V+)-3 V-enabling direct measurement of shunt voltages above/below rails. |
| Dual-channel independence | No shared internal nodes ensures <−90 dB channel separation and prevents fault propagation between channels. |
| High slew rate options | Available in CSO: SHE (5 V/μs) or CSO: RFB (20 V/μs) variants-selectable at wafer level for speed vs. noise trade-off. |
| Stable with capacitive loads | Operates reliably with up to 1000 pF on output-eliminates need for isolation resistors in noisy PCB environments. |
Applications
| Application 1 | Application 2 |
|---|---|
Use Scenario: Real-time monitoring of motor phase currents in industrial servo drives using bidirectional shunt resistors. IC Role / Device Role / Timing Role: Dual-channel difference amplifier conditioning differential shunt voltage with rail-exceeding common-mode range and <5.5 μs settling. Use Value: Enables precise closed-loop position control by delivering synchronized, low-drift current feedback to the motion controller ADC. | Use Scenario: High-accuracy voltage measurement across individual cells in lithium-ion battery formation testers. IC Role / Device Role / Timing Role: Precision unity-gain difference amplifier rejecting common-mode noise from switching power stages while measuring mV-level cell imbalances. Use Value: Supports ±0.1% cell voltage matching during charge/discharge cycles, improving pack longevity and safety certification compliance. |
| Application 3 | Application 4 |
Use Scenario: Analog front-end for industrial level transmitters converting 4–20 mA loop signals into isolated digital readings. IC Role / Device Role / Timing Role: Differential receiver amplifying loop voltage drop across precision sense resistor with wide supply tolerance (±2.25 V to ±18 V). Use Value: Maintains calibration integrity across diverse field power conditions and eliminates need for external gain-setting resistors. | Use Scenario: Signal conditioning stage in photovoltaic string inverters measuring DC link current and voltage simultaneously. IC Role / Device Role / Timing Role: Dual-channel amplifier capturing both high-side current and bus voltage with independent references and rail-to-rail input capability. Use Value: Enables real-time MPPT algorithm updates at 10 kHz sampling rates without inter-channel timing skew or crosstalk-induced errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar difference amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA2134U/2K5 | Higher bandwidth (2 MHz), lower offset drift (±1 μV/°C), but higher quiescent current (1.3 mA/channel). | Better suited for high-frequency sensor interfaces where thermal stability dominates over power budget. | Select when >1.5 MHz bandwidth or <±2 μV/°C drift is required; verify layout compatibility with SOIC-14 footprint. |
| AD8273ARZ | Dual difference amplifier with fixed G = 1 or G = 2, wider supply (±2.5 V to ±17 V), but lower CMRR (70 dB min) and no rail-exceeding input range. | Targeted at cost-sensitive industrial I/O modules where absolute common-mode range is less critical than integration density. | Choose for simplified design with factory-set gain; avoid where input signals exceed supply rails or CMRR >80 dB is mandatory. |
Compared with INA2134U/2K5 and AD8273ARZ, the INA2133U/2K5 uniquely balances 1.5 MHz bandwidth, rail-exceeding input range, and ultra-low 0.05% gain error in a dual-channel SOIC-14 package-making it optimal for servo feedback and battery test systems demanding synchronized, high-fidelity differential measurements.
Availability
INA2133U/2K5 is available at Aetrix Electronics and suitable for servo drive position feedback, battery cell formation equipment, and industrial level transmitter designs requiring stable component supply and long-term production continuity.
Supply support for INA2133U/2K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision signal chain solutions.
The INA2133U/2K5 belongs to TI's INAx133 family of high-speed precision difference amplifiers, designed specifically for industrial measurement systems requiring rail-exceeding input range, low gain error, and dual-channel isolation.
FAQ
What is the maximum common-mode input voltage range supported by the INA2133U/2K5?
The INA2133U/2K5 supports a common-mode input voltage range from (2 × V−) + 3 V to (2 × V+) − 3 V. For example, with ±15 V supplies, this extends from −27 V to +27 V-enabling direct measurement of shunt voltages that exceed the supply rails. This specification is verified across the full −40°C to +85°C operating temperature range and applies to both channels of the INA2133U/2K5.
Does the INA2133U/2K5 require external gain-setting resistors?
No, the INA2133U/2K5 does not require external gain-setting resistors. It integrates four laser-trimmed 25 kΩ on-chip resistors per channel, configured for unity-gain difference amplification. Gain is fixed at 1 V/V with ±0.05% error, eliminating resistor matching errors and board space typically needed for discrete implementations of the INA2133U/2K5.
How does channel separation performance impact system design using the INA2133U/2K5?
The INA2133U/2K5 provides >−90 dB channel separation, meaning signals on Channel A have negligible coupling into Channel B output. This allows simultaneous, independent conditioning of two high-precision analog signals-such as motor current and bus voltage-without crosstalk-induced measurement errors. System designs relying on synchronized dual-channel acquisition, like string inverter MPPT control, benefit directly from this isolation in the INA2133U/2K5.
What is the recommended power supply decoupling for the INA2133U/2K5?
Texas Instruments recommends placing a 0.1 μF low-ESR ceramic capacitor between each supply pin (V+ and V−) and ground, located as close as possible to the respective pins of the INA2133U/2K5. This minimizes high-frequency noise coupling and ensures stable operation, especially under fast transient loads. A single 0.1 μF capacitor suffices for single-supply configurations, but dual-supply operation requires two separate capacitors-one per rail-for the INA2133U/2K5.
Can the INA2133U/2K5 operate from a single 5-V supply?
Yes, the INA2133U/2K5 supports single-supply operation from +4.5 V to +36 V. When powered from +5 V, its input common-mode range becomes 0 V to +2 V (since V− = 0 V, V+ = +5 V → (2×0)+3 = +3 V and (2×5)−3 = +7 V, limited by absolute max ratings), and output swing is specified from +0.3 V to +4.2 V. All key specifications-including offset voltage, gain error, and bandwidth-are validated at +5 V in the INA2133U/2K5 datasheet.
INA2133U/2K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 5V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1.5 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- 150 µV
- Current - Supply:
- 950µA
- Current - Output / Channel:
- 32 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
INA2133U/2K5 FAQ
1.How can I place an order for INA2133U/2K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for INA2133U/2K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA2133U/2K5 reliable?
The price and inventory of INA2133U/2K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA2133U/2K5 is usually 5 days.
3.What payment methods are accepted for INA2133U/2K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA2133U/2K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA2133U/2K5?
INA2133U/2K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA2133U/2K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA2133U/2K5?
For technical support, including INA2133U/2K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA2133U/2K5 requirements.
6.How does Aetrix verify that INA2133U/2K5 is sourced from the original manufacturer or authorized distributors?
All INA2133U/2K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA2133U/2K5 meets industry standards.
7.What is the process for return or replacement of INA2133U/2K5?
All INA2133U/2K5 units undergo pre-shipment inspection (PSI). If there is an issue with INA2133U/2K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA2133U/2K5 part is unused and in its original packaging.
Return procedure for INA2133U/2K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA2133U/2K5 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
