My Inquiry
My Account
Texas Instruments INA2133UA/2K5
- Part No.:
- INA2133UA/2K5
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
INA2133UA/2K5.pdf
- Description:
- IC OPAMP DIFF 2 CIRCUIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,289
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA2133UA/2K5 from Texas Instruments is a dual-channel, high-speed precision difference amplifier in SOIC-14 package, delivering ±450μV max offset voltage, 1.5MHz bandwidth, and ±2.25V to ±18V dual-supply operation. It integrates laser-trimmed 25kΩ resistor networks for accurate unity-gain differential amplification with >80dB CMRR, used in battery cell formation equipment for high-fidelity current sensing across rail-to-rail common-mode voltages.
For engineers reviewing the INA2133UA/2K5 datasheet, INA2133UA/2K5 pinout, INA2133UA/2K5 application, or INA2133UA/2K5 equivalent, key selection criteria include guaranteed offset drift (±5μV/°C), dual-channel isolation for servo position feedback, slew rate variation by chip site origin (5V/μs or 20V/μs), and compatibility with ±5V/±15V supply rails in industrial temperature range (–40°C to +85°C).
Technical Context
The INA2133UA/2K5 implements two independent, fully isolated difference amplifier channels using a precision bipolar or CMOS op amp core paired with on-chip, ratio-matched 25kΩ resistors. Each channel features separate Sense, +In, –In, Ref, and Output terminals, enabling simultaneous high-common-mode-voltage signal conditioning without crosstalk.
Its input common-mode range extends from 2×(V–)+3V to 2×(V+)-3V - exceeding supply rails - achieved via internal resistor division before the op amp inputs. Gain error is fixed at 1 V/V with ±0.05% max deviation, and performance is specified for both CSO:SHE (5V/μs slew) and CSO:RFB (20V/μs slew) die variants under the same part number.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Offset voltage | ±450 μV max - ensures ≤0.9 mV output error at G=1 with 2V differential input |
| Bandwidth | 1.5 MHz - supports accurate amplification of fast transients up to 1.5 MHz without −3 dB attenuation |
| Slew rate | 5 V/μs (CSO:SHE) or 20 V/μs (CSO:RFB) - determines maximum undistorted output swing rate per channel |
| Supply range | ±2.25 V to ±18 V - enables direct interface with industrial sensors and battery stacks without level-shifting |
| CMRR | 80 dB min (U variant) - rejects >99.99% of common-mode noise at DC, critical for noisy motor drive environments |
| Quiescent current | ±0.95 mA per channel - allows dual-channel precision amplification within 2 mA total supply budget |
| Settling time | 5.5 μs to 0.01% - guarantees stable digitization of step inputs in data acquisition systems sampling ≥100 kSPS |
Pinout & Package
INA2133UA/2K5 is housed in a 14-pin SOIC (D) package measuring 8.65 mm × 6.00 mm, with exposed pad not present and standard JEDEC MS-012AC footprint. Pin functions are validated per TI SBOS115B Rev. January 2026.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +In A (Pin 3) | Noninverting input, Channel A | Connects to 25kΩ resistor network feeding noninverting op amp input; requires matched source impedance for CMRR integrity |
| –In A (Pin 2) | Inverting input, Channel A | Connects to 25kΩ resistor network feeding inverting op amp input; forms differential pair with +In A |
| +In B (Pin 5) | Noninverting input, Channel B | Independent input path for second channel; no electrical coupling to Channel A |
| –In B (Pin 6) | Inverting input, Channel B | Enables concurrent differential measurement of two signals (e.g., dual-phase motor currents) |
| Out A (Pin 13) | Output, Channel A | Amplified difference output referenced to Ref A; drives 10kΩ load with <1.5V headroom from rails |
| Out B (Pin 9) | Output, Channel B | Fully isolated output stage; maintains >80dB channel separation up to 100 kHz |
| Ref A (Pin 14) | Reference input, Channel A | Sets output DC offset; low-impedance (<10Ω) source required to preserve CMRR |
| Ref B (Pin 8) | Reference input, Channel B | Independent offset control for Channel B; enables differential-to-single-ended translation with programmable bias |
| Sense A (Pin 12) | Sense input, Channel A | Internal node tied to inverting resistor network; not user-accessible; used for internal gain setting |
| Sense B (Pin 10) | Sense input, Channel B | Same function as Sense A; electrically isolated from Channel A's sense path |
| V+ (Pin 11) | Positive supply | Highest potential rail; supplies both channels; bypass capacitor required within 1 cm |
| V– (Pin 4) | Negative supply | Lowest potential rail; shared between channels; decoupling mandatory for PSRR >85 dB |
| NC (Pin 1, 7) | No connection | Internally unconnected; must remain floating or grounded - no routing or loading permitted |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed resistor network | 25kΩ ratio-matched resistors ensure <0.05% gain error and <10 ppm/°C gain drift over temperature |
| Rail-to-rail input common-mode range | Extends to 2×(V+)−3V and 2×(V−)+3V - enables direct measurement of battery cell voltages above/below supply rails |
| Dual-channel independence | Zero functional crosstalk; one channel can be overdriven or shorted without affecting the other's output accuracy |
| Two CSO variants under one part number | CSO:SHE (5 V/μs slew) and CSO:RFB (20 V/μs slew) coexist in inventory - design must accommodate both slew rates |
| Industrial temperature rating | Specified from –40°C to +85°C - qualified for use in servo drives, string inverters, and battery test systems without derating |
Applications
| Battery Cell Formation Equipment | Servo Drive Position Feedback |
|---|---|
Use Scenario: Precision current monitoring during charge/discharge cycling of Li-ion battery cells at ±16V stack voltages. IC Role / Device Role / Timing Role: Dual-channel difference amplifier conditioning shunt voltage signals while rejecting >80dB of common-mode noise from switching power stages. Use Value: Enables sub-0.1% current measurement accuracy across full rail-to-rail common-mode range, critical for capacity calibration and cycle-life validation. | Use Scenario: Real-time analog feedback of motor phase currents in closed-loop field-oriented control (FOC) systems. IC Role / Device Role / Timing Role: Simultaneous acquisition of two isolated current signals with <5.5μs settling to 0.01%, supporting 20kHz PWM switching frequencies. Use Value: Maintains channel separation >80dB at 100kHz, preventing cross-talk-induced torque ripple in multi-axis motion controllers. |
| Level Transmitter Signal Conditioning | String Inverter DC Monitoring |
Use Scenario: Amplifying low-level differential outputs from pressure or flow transducers in 4–20mA loop-powered instruments. IC Role / Device Role / Timing Role: High-input-impedance difference amplifier with reference-biased output driving ADC input with minimal offset drift. Use Value: ±5μV/°C max offset drift ensures <0.02% span error over –40°C to +85°C ambient, meeting SIL-2 functional safety requirements. | Use Scenario: Monitoring individual PV string voltages and currents in central solar inverters operating up to 1500V DC. IC Role / Device Role / Timing Role: Isolated differential front-end amplifier rejecting common-mode transients induced by lightning or grid faults. Use Value: Withstands 2×(V−)+3V to 2×(V+)-3V input range, allowing direct connection to strings at ±750V without external attenuators or isolators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar difference amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA2133U/2K5 | Guaranteed CSO:SHE die only; 5 V/μs slew rate; ±900μV max offset (vs. ±450μV for UA) | Lower cost for moderate-speed applications where 5 V/μs slew suffices and tighter offset not required | Select when guaranteed lower slew rate and relaxed offset spec reduce BOM cost without compromising stability |
| INA2143DR | Single-supply optimized (2.7V–36V); 0.1μV/°C typical offset drift; 10MHz bandwidth; SOIC-14 | Better suited for wide-input-voltage, low-drift, high-bandwidth applications but lacks dual-channel integration | Choose when single-channel performance exceeds requirements and supply flexibility outweighs dual-channel convenience |
Compared with INA2133UA/2K5, INA2133U/2K5 trades guaranteed offset tightness and higher slew rate for lower unit cost, while INA2143DR offers superior bandwidth and drift but requires two devices to match dual-channel functionality - increasing PCB area and layout complexity.
Availability
INA2133UA/2K5 is available at Aetrix Electronics and suitable for battery test systems, servo motor controls, industrial level transmitters, and photovoltaic string monitoring requiring stable component supply across extended temperature and voltage ranges.
Supply support for INA2133UA/2K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog ICs, embedded processors, and system solutions for industrial, automotive, and communications markets.
The INAx133 product line delivers integrated, laser-trimmed difference amplifiers for high-accuracy current and voltage sensing in harsh industrial environments where rail-to-rail common-mode range and thermal stability are critical.
FAQ
What is the maximum common-mode input voltage range supported by the INA2133UA/2K5?
The INA2133UA/2K5 supports an input common-mode voltage range from 2×(V−)+3V to 2×(V+)-3V. For example, with ±15V supplies, this spans –27V to +27V - exceeding the supply rails. This enables direct measurement of signals such as battery cell voltages or motor phase currents without external attenuation. The INA2133UA/2K5 achieves this via internal 25kΩ resistor division prior to the op amp inputs, preserving accuracy while extending range.
Does the INA2133UA/2K5 require external trimming for offset voltage?
No, the INA2133UA/2K5 does not require external offset trimming. It is laser trimmed at wafer level to achieve ±450μV maximum offset voltage and ±5μV/°C maximum drift over –40°C to +85°C. Most applications operate within specification without adjustment. An optional external trim circuit using the Ref pin is documented in TI SBOS115B Figure 7-1, but it is rarely needed unless sub-100μV residual offset is required.
How many operational amplifier cores does the INA2133UA/2K5 contain?
The INA2133UA/2K5 contains two fully independent, matched operational amplifier cores - one per channel - implemented either in bipolar (CSO:SHE) or CMOS (CSO:RFB) process depending on die origin. Each core is paired with its own set of four laser-trimmed 25kΩ resistors, ensuring complete electrical isolation, no crosstalk, and independent operation even under overload or short-circuit conditions.
Can the INA2133UA/2K5 operate from a single supply?
Yes, the INA2133UA/2K5 supports single-supply operation from +4.5V to +36V. Its input common-mode range extends below ground (to 2×(V−)+3V, where V− = 0V) and above V+, enabling true rail-to-rail differential input capability. When using single supply, the Ref pins must be biased to a stable midpoint (e.g., V+/2) to center the output swing. All specifications in the datasheet are validated for both ±5V/±15V dual supply and +5V/+15V single supply configurations.
What is the significance of CSO:SHE vs CSO:RFB in the INA2133UA/2K5?
CSO:SHE (Silicon-Heterojunction Epitaxy) and CSO:RFB (Resistor-Focused Bipolar) denote two qualified fabrication flows for the INA2133UA/2K5. CSO:SHE provides 5 V/μs slew rate and ±450μV max offset; CSO:RFB delivers 20 V/μs slew rate but ±900μV max offset. Both meet all other specs (bandwidth, CMRR, drift). TI qualifies both for the same part number, so designs must tolerate either - e.g., by verifying stability at 20 V/μs and accepting wider offset distribution. The INA2133UA/2K5 label indicates both variants are shipped interchangeably.
INA2133UA/2K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 5V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1.5 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- 150 µV
- Current - Supply:
- 950µA
- Current - Output / Channel:
- 32 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
INA2133UA/2K5 FAQ
1.How can I place an order for INA2133UA/2K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for INA2133UA/2K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA2133UA/2K5 reliable?
The price and inventory of INA2133UA/2K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA2133UA/2K5 is usually 5 days.
3.What payment methods are accepted for INA2133UA/2K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA2133UA/2K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA2133UA/2K5?
INA2133UA/2K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA2133UA/2K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA2133UA/2K5?
For technical support, including INA2133UA/2K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA2133UA/2K5 requirements.
6.How does Aetrix verify that INA2133UA/2K5 is sourced from the original manufacturer or authorized distributors?
All INA2133UA/2K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA2133UA/2K5 meets industry standards.
7.What is the process for return or replacement of INA2133UA/2K5?
All INA2133UA/2K5 units undergo pre-shipment inspection (PSI). If there is an issue with INA2133UA/2K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA2133UA/2K5 part is unused and in its original packaging.
Return procedure for INA2133UA/2K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA2133UA/2K5 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
