Texas Instruments INA226AIDGST
- Part No.:
- INA226AIDGST
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
INA226AIDGST.pdf
- Description:
- IC CURRENT MONITOR 0.02% 10VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA226AIDGST from Texas Instruments is a 16-bit ultra-precise I²C/SMBus current, voltage, and power monitor IC for high-side or low-side shunt sensing in 0V–36V bus systems. It delivers ±10μV shunt offset, 0.1% gain error, and 330μA quiescent current in a 10-pin VSSOP package, enabling real-time power telemetry in rack servers and telecom power supplies.
For engineers reviewing the INA226AIDGST datasheet, INA226AIDGST pinout, INA226AIDGST application, or INA226AIDGST equivalent, key selection criteria include its programmable averaging (1–1024 samples), 16 I²C addresses, 140μs–8.2ms conversion time range, and integrated power calculation engine eliminating external computation.
Technical Context
The INA226AIDGST integrates a delta-sigma ADC with independent shunt and bus voltage channels, supporting simultaneous high-resolution measurement of differential shunt voltage (±81.92mV full-scale) and common-mode bus voltage (0–36V). Its internal multiplier computes current (A) and power (W) using user-loaded calibration values, with results stored in dedicated read-only registers.
It operates in three functional modes: continuous conversion (auto-averaging), triggered single-shot, and power-down (0.5–2μA). The Alert pin supports five configurable limit functions-SOL, SUL, BOL, BUL, POL-with latchable open-drain output, and can also signal Conversion Ready status via the Mask/Enable Register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bus Voltage Range | 0 V to 36 V - enables direct monitoring of 12 V, 24 V, and 36 V industrial and telecom power rails without level-shifting. |
| Shunt Offset Voltage | ±10 μV max - ensures sub-milliohm shunt accuracy at low currents (e.g., <100 mA) without zero-error compensation. |
| Gain Error | 0.1 % max - guarantees calibrated current readings remain within ±1 mA error over temperature for 1 mΩ shunts. |
| ADC Resolution | 16-bit - provides 2.5 μV LSB for shunt voltage and 1.25 mV LSB for bus voltage, enabling precise low-power system telemetry. |
| Supply Voltage | 2.7 V to 5.5 V - allows direct interface with 3.3 V or 5 V microcontrollers and avoids need for auxiliary LDOs. |
| Operating Temperature | –40°C to +125°C - supports deployment in hot-plug server backplanes and outdoor wireless infrastructure enclosures. |
| I²C Address Options | 16 programmable addresses - permits daisy-chaining up to 16 INA226AIDGST devices on one bus for multi-rail power monitoring. |
Pinout & Package
INA226AIDGST is housed in a 10-pin DGS (VSSOP) package measuring 3.00 mm × 4.90 mm, optimized for space-constrained PCB layouts in high-density server and telecom modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Digital input | LSB I²C address configuration pin; tied to GND/VS/SCL/SDA to select one of 16 device addresses. |
| A1 | Digital input | MSB I²C address configuration pin; used with A0 to set full 4-bit address (0x40–0x4F). |
| Alert | Digital output | Open-drain interrupt output signaling shunt/bus/power limit violations or conversion completion. |
| GND | Analog ground | Reference node for all analog measurements; must be connected to low-noise system ground plane. |
| IN+ | Analog input | High-side connection point to shunt resistor; accepts common-mode voltages up to 36 V. |
| IN− | Analog input | Low-side connection point to shunt resistor; differential input with ±40 V absolute max rating. |
| SCL | Digital input | I²C clock line; open-drain compatible with 100 kHz / 400 kHz / 1 MHz standard/fast/high-speed modes. |
| SDA | Digital I/O | I²C bidirectional data line; supports SMBus timeout (28–35 ms) for robust bus recovery. |
| VBUS | Analog input | Direct connection to monitored bus rail; 830 kΩ input impedance minimizes loading on supply lines. |
| VS | Analog supply | 2.7–5.5 V logic/power supply; powers internal circuitry and I/O buffers independently of bus voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Calculation | Real-time wattage derived from shunt current × bus voltage in hardware-no MCU firmware overhead required. |
| Configurable Averaging | 1–1024 sample averaging per conversion cycle reduces noise-induced errors in noisy switching power supply environments. |
| Independent Conversion Timing | Separate shunt and bus voltage conversion time settings (140 μs–8.2 ms) allow optimization for dynamic load vs stable rail monitoring. |
| Alert Function Flexibility | Five selectable alert conditions (SOL/SUL/BOL/BUL/POL) plus Conversion Ready flag enable autonomous fault detection without host polling. |
| Wide Common-Mode Range | 0–36 V bus sensing independent of 2.7–5.5 V supply enables use in isolated or floating bus architectures. |
Applications
| Rack Server Power Telemetry | Wireless Base Station PSU Monitoring |
|---|---|
Use Scenario: Real-time per-blade current draw and rail efficiency tracking in 19-inch rack servers with hot-swap PSUs. IC Role / Device Role / Timing Role: High-side shunt monitor on 12 V and 48 V distribution rails, reporting current, voltage, and power via I²C every 5 ms. Use Value: Enables dynamic thermal throttling and predictive failure analysis by detecting gradual current drift exceeding ±0.5% over 1000 cycles. |
Use Scenario: Continuous monitoring of PA bias supply and backhaul DC feed in outdoor macro cell sites. IC Role / Device Role / Timing Role: Low-side sensing on –48 V telecom power with Alert pin triggering shutdown on overvoltage (>–45 V) or overcurrent (>30 A). Use Value: Eliminates need for discrete op-amp comparators and ADCs-reduces BOM count by 7 parts per rail while maintaining ±0.1% measurement fidelity. |
| High-Performance Computing Power Delivery | Battery Management System Balancing |
Use Scenario: GPU/CPU VRM output rail supervision in AI accelerators requiring milliamp-level current resolution at 3.3 V/0.8 V rails. IC Role / Device Role / Timing Role: Dual-device configuration-one for 3.3 V VDDQ, one for 0.8 V core-synchronized via shared I²C bus and ALERT-driven interrupt timing. Use Value: Achieves 100 μA current resolution using 1 mΩ shunt, meeting PCIe Gen5 power budget compliance requirements without calibration drift. |
Use Scenario: Cell-level voltage and current monitoring during active balancing in 16S Li-ion battery packs for EV traction inverters. IC Role / Device Role / Timing Role: Low-side shunt monitor on each cell's discharge path, configured for 16-sample averaging to suppress PWM switching noise. Use Value: Detects 5 mV bus under-voltage (BUL) within 200 ms, triggering balancer FET activation before cell imbalance exceeds 10 mV threshold. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar current/voltage/power monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA229AIDGST | 20-bit resolution, ±2.5 μV offset, 0.02% gain error, 1.1 ms max conversion time, same 10-pin VSSOP package. | Targeted at metrology-grade applications requiring <0.01% total error; not drop-in due to register map differences and higher cost. | Select INA229AIDGST only when sub-100 nA current resolution or <0.05% system-level power error is mandated. |
| MAX4008AUB+ | 12-bit resolution, ±500 μV offset, 1% gain error, no integrated power calculation, 8-pin μMAX package. | Requires external MCU for current/power math; suited for cost-sensitive, non-critical monitoring where ±1% accuracy suffices. | Choose MAX4008AUB+ only for legacy designs constrained by footprint or where I²C address flexibility is unnecessary. |
Compared with INA226AIDGST, INA229AIDGST offers higher precision but demands firmware adaptation, while MAX4008AUB+ reduces cost and size at the expense of accuracy, integration, and alert functionality-making INA226AIDGST the optimal balance for industrial-grade power telemetry.
Availability
INA226AIDGST is available at Aetrix Electronics and suitable for rack servers, wireless infrastructure base stations, and high-performance computing power delivery systems requiring stable component supply across extended product lifecycles.
Supply support for INA226AIDGST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision signal chain solutions.
The INA226 product line was engineered specifically for digital power monitoring in high-reliability, high-density systems-delivering calibrated current, voltage, and power data over I²C without external computation.
FAQ
What is the maximum bus voltage the INA226AIDGST can safely measure?
The INA226AIDGST supports a bus voltage input range of 0 V to 36 V. While the internal ADC scaling accommodates up to 40.96 V full-scale, the absolute maximum rating for VBUS is 40 V, and TI explicitly warns against applying more than 36 V to avoid overstress. This makes the INA226AIDGST suitable for 12 V, 24 V, and 36 V industrial and telecom rails, but not for 48 V systems without external attenuation.
Does the INA226AIDGST require external calibration for accurate current measurement?
No-the INA226AIDGST performs fully calibrated current measurement in hardware using its Calibration Register value. Users load a single 16-bit calibration constant based on shunt resistance and desired current units (e.g., 1 A/LSB), after which the device outputs current directly in amperes. The INA226AIDGST achieves ±0.1% gain error and ±10 μV offset without trimming, eliminating field calibration steps in production.
How does the Alert pin function in the INA226AIDGST, and what events can it signal?
The Alert pin on the INA226AIDGST is an open-drain output that signals one of five programmable conditions: Shunt Voltage Over-Limit (SOL), Shunt Voltage Under-Limit (SUL), Bus Voltage Over-Limit (BOL), Bus Voltage Under-Limit (BUL), or Power Over-Limit (POL). It can also indicate Conversion Ready status. The Mask/Enable Register selects the active function and polarity; only one alert condition is active at a time, with priority given to the highest-bit-enabled function.
Can the INA226AIDGST operate with a 3.3 V supply while monitoring a 36 V bus?
Yes-the INA226AIDGST features true supply-voltage independence: its VS pin accepts 2.7 V to 5.5 V, while its IN+, IN−, and VBUS pins tolerate common-mode voltages from 0 V to 36 V regardless of VS level. This allows direct interfacing with 3.3 V microcontrollers while monitoring 36 V industrial buses-no level shifters or isolated supplies are needed, simplifying system architecture and reducing bill-of-materials cost.
What is the minimum shunt resistance usable with the INA226AIDGST for 10 A current measurement?
For 10 A full-scale current, the INA226AIDGST requires a shunt yielding ≤81.92 mV drop (its shunt voltage full-scale range). Using Ohm's Law, Rshunt = 81.92 mV / 10 A = 8.192 mΩ. A standard 8.2 mΩ shunt delivers 82 mV at 10 A-within specification-and maintains ±0.1% gain error and ±10 μV offset performance. Lower resistances increase noise susceptibility; TI recommends ≥1 mΩ for optimal SNR in most applications.
INA226AIDGST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Current Monitor
- Sensing Method:
- High/Low-Side
- Accuracy:
- ±0.02%
- Voltage - Input:
- 0V ~ 36V
- Current - Output:
- 10mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
INA226AIDGST FAQ
1.How can I place an order for INA226AIDGST through Aetrix?
Please submit a Request for Quotation (RFQ) for INA226AIDGST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA226AIDGST reliable?
The price and inventory of INA226AIDGST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA226AIDGST is usually 5 days.
3.What payment methods are accepted for INA226AIDGST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA226AIDGST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA226AIDGST?
INA226AIDGST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA226AIDGST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA226AIDGST?
For technical support, including INA226AIDGST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA226AIDGST requirements.
6.How does Aetrix verify that INA226AIDGST is sourced from the original manufacturer or authorized distributors?
All INA226AIDGST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA226AIDGST meets industry standards.
7.What is the process for return or replacement of INA226AIDGST?
All INA226AIDGST units undergo pre-shipment inspection (PSI). If there is an issue with INA226AIDGST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA226AIDGST part is unused and in its original packaging.
Return procedure for INA226AIDGST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA226AIDGST Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
