Texas Instruments INA350CDSIDSGR
- Part No.:
- INA350CDSIDSGR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
INA350CDSIDSGR.pdf
- Description:
- TINY (2-MM 2-MM), LOW-POWER (100
- Quantity:
- Payment:

- Shipping:

Inventory:2,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
INA350CDSIDSGR from Texas Instruments is a selectable-gain instrumentation amplifier optimized for low-power, space-constrained 10-bit to 14-bit data acquisition systems. It provides G = 30 or G = 50 gain options via the GS pin, delivers 95 dB typical CMRR, 0.075% typical gain error at G = 30, and operates from 1.8 V to 5.5 V supply with 100 µA typical quiescent current - enabling use in wearable fitness monitors and battery-powered pressure sensors.
For engineers reviewing the INA350CDSIDSGR datasheet, INA350CDSIDSGR pinout, INA350CDSIDSGR application, or INA350CDSIDSGR equivalent, this page delivers verified package mapping (8-pin WSON/DSG), confirmed gain-select logic thresholds, real-world settling time (57 µs to 0.01% at G = 30), EMI rejection (96 dB at 1 GHz), and validated alternatives for bridge-sensing signal chains.
Technical Context
The INA350CDSIDSGR uses a three-amplifier architecture with precision-matched on-die resistors to eliminate external gain-setting components. Its gain select (GS) pin toggles between G = 30 (logic low) and G = 50 (logic high), with no-connect defaulting to G = 50 - enabling flexible configuration without resistor networks.
It integrates a shutdown function (SHDN pin) that reduces quiescent current to 0.7–1.25 µA, supports rail-to-rail output swing within 15 mV of supply rails, and drives up to 500 pF capacitive load with <20% overshoot - making it suitable for direct ADC interfacing in analog input modules.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Options | G = 30 (GS = logic low) or G = 50 (GS = logic high); no-connect defaults to G = 50 - enables single-pin gain reconfiguration without external resistors. |
| CMRR | 95 dB typical (DC, VS = 5.5 V); ≥85 dB minimum across –40°C to 125°C - ensures stable measurement accuracy in noisy industrial environments. |
| Gain Error | ±0.075% typical at G = 30; ±0.082% typical at G = 50 - supports ≤0.1% system-level gain tolerance in weigh scale and flow transmitter applications. |
| Quiescent Current | 100 µA typical (active); 0.7–1.25 µA typical (shutdown) - extends battery life in wearable fitness monitors beyond 1 year at 10-µA average system current. |
| Bandwidth | 40 kHz at G = 30; 25 kHz at G = 50 - sufficient for DC–20 kHz sensor signals including blood glucose and temperature sensing waveforms. |
| EMI Rejection | 96 dB at 1 GHz - mitigates RF interference from Bluetooth/Wi-Fi co-location in portable medical devices without external filtering. |
| Supply Range | 1.8 V to 5.5 V single-supply (±0.9 V to ±2.75 V dual-supply) - compatible with Li-ion, coin-cell, and USB-powered systems. |
Pinout & Package
INA350CDSIDSGR is packaged in an 8-pin WSON (DSG) package measuring 2.0 mm × 2.0 mm with exposed thermal pad connected to V−. This ultra-small footprint saves board area in space-constrained designs such as implantable sensors and compact IoT nodes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GS (Pin 1) | Gain select digital input | Logic low → G = 30; logic high → G = 50; no-connect → G = 50 - enables firmware-controlled gain switching or fixed-gain operation without pull-up/down. |
| IN– (Pin 2) | Negative input | Inverting input terminal for differential signal reception - matched impedance with IN+ ensures common-mode rejection integrity. |
| IN+ (Pin 3) | Positive input | Non-inverting input terminal - forms high-impedance (100 GΩ || 9 pF) differential pair with IN– for bridge sensor interfaces. |
| V– (Pin 4) | Negative supply | Ground reference for single-supply operation or negative rail in dual-supply mode - thermal pad must be soldered to PCB ground plane. |
| REF (Pin 5) | Reference input | Low-impedance reference point for output level setting - must be driven by source ≤60 kΩ to avoid gain error degradation. |
| OUT (Pin 6) | Analog output | Single-ended output driving 10-kΩ loads to within 15 mV of rails - directly interfaces 10–14-bit SAR ADCs without buffer amplifiers. |
| V+ (Pin 7) | Positive supply | Primary power rail - supports 1.8–5.5 V operation with PSRR >75 µV/V to suppress supply noise coupling into signal path. |
| SHDN (Pin 8) | Shutdown control | Logic high → enabled; logic low → disabled; no-connect → enabled - reduces system power during idle periods in intermittent-sampling applications. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated precision gain resistors | Eliminates need for external 0.1% matched resistors - reduces BOM count, PCB area, and assembly cost in production-scale analog input modules. |
| Selectably programmable gain | Two factory-set gains (30/50) selected via single logic pin - avoids firmware complexity of digital potentiometers or DAC-based gain control. |
| Ultra-low quiescent current | 100 µA typical active current - enables multi-year operation on CR2032 coin cells in wireless pressure sensors sampling once per minute. |
| High EMI immunity | 96 dB EMIRR at 1 GHz - maintains signal fidelity in proximity to cellular antennas or motor drives without shielded enclosures. |
| Wide temperature range | Specified from –40°C to +125°C - supports under-hood automotive sensors and industrial process transmitters without derating. |
Applications
| Bridge Network Sensing | Differential to Single-Ended Conversion |
|---|---|
Use Scenario: Strain gauge or load cell outputs in weigh scales and industrial force measurement. IC Role / Device Role / Timing Role: Instrumentation amplifier conditioning microvolt-level differential bridge signals into robust single-ended outputs for ADC sampling. Use Value: 95 dB CMRR and 0.075% gain error at G = 30 enable ≤0.01% full-scale accuracy in 12-bit weigh scale systems without trimming. |
Use Scenario: Converting isolated differential sensor outputs (e.g., thermocouples, RTDs) to single-ended signals compatible with standard ADC inputs. IC Role / Device Role / Timing Role: Precision gain stage with REF pin allowing output level translation to match ADC input range. Use Value: 1.8–5.5 V supply range and rail-to-rail output headroom (15 mV) support direct connection to 10–14-bit SAR ADCs without level-shifting circuitry. |
| Wearable Fitness Monitor | Blood Glucose Monitor |
Use Scenario: Amplifying bio-potential signals (ECG, EMG) from dry electrodes in compact wearables. IC Role / Device Role / Timing Role: Low-power, small-footprint front-end amplifier with shutdown capability for duty-cycled sensing. Use Value: 100 µA quiescent current and 2 mm × 2 mm WSON package allow integration into wrist-worn devices with <10 mm² PCB area budget. |
Use Scenario: Conditioning amperometric current signals from glucose oxidase enzyme electrodes. IC Role / Device Role / Timing Role: High-input-impedance (100 GΩ) amplifier rejecting common-mode interference from electrochemical cell bias voltages. Use Value: Input bias current ≤0.65 pA minimizes offset drift in low-current (<100 nA) measurements critical for sub-10 mg/dL glucose resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA333AIDRGT | Fixed G = 100; 50 µA IQ; 0.002% max gain error; 8-pin WSON (same footprint) | Higher gain, lower power, tighter gain tolerance - suited for ultra-low-level sensor signals requiring >100× amplification | Select when fixed high gain and minimal power dominate over programmability; not suitable for G = 30/50 requirement. |
| AD8420ARMZ | Fixed G = 10/100 via external resistor; 350 µA IQ; 85 dB min CMRR; 8-pin MSOP | Requires external precision resistor; higher power; wider package - better for legacy designs with existing MSOP layouts | Choose only if board layout already accommodates MSOP and external resistor placement is acceptable. |
Compared with INA350CDSIDSGR, INA333AIDRGT offers lower power and higher gain but lacks selectable gain, while AD8420ARMZ requires external components and consumes >3× more current - making INA350CDSIDSGR optimal for cost-sensitive, space-constrained, and gain-flexible 10–14-bit systems.
Availability
INA350CDSIDSGR is available at Aetrix Electronics and suitable for bridge network sensing, wearable fitness monitors, blood glucose monitoring, and analog input modules requiring stable component supply across automotive, industrial, and medical device production cycles.
Supply support for INA350CDSIDSGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The INA350 product line targets cost- and size-sensitive instrumentation applications - delivering integrated gain resistors, selectable gain, and ultra-low power to replace discrete op-amp + resistor implementations in 10–14-bit data acquisition systems.
FAQ
What gain options does the INA350CDSIDSGR support, and how are they selected?
The INA350CDSIDSGR supports two gain options: G = 30 and G = 50. These are selected using the GS pin: logic low (≤0.2 V above V−) selects G = 30, logic high (≥1 V above V−) selects G = 50, and no-connect defaults to G = 50. This eliminates external resistors while maintaining flexibility in production and field calibration. The INA350CDSIDSGR datasheet confirms these thresholds and behavior across –40°C to 125°C.
Does the INA350CDSIDSGR require external gain-setting resistors?
No, the INA350CDSIDSGR does not require external gain-setting resistors. It integrates precision-matched thin-film resistors internally, enabling its selectable G = 30/G = 50 functionality. This reduces bill-of-materials cost, PCB area, and assembly complexity versus discrete instrumentation amplifier designs. The INA350CDSIDSGR specification sheet explicitly states "removing the need for precise or closely-matched external resistors" as a core design benefit.
What is the maximum capacitive load the INA350CDSIDSGR can drive while maintaining stability?
The INA350CDSIDSGR can drive up to 500 pF with less than 20% overshoot under typical conditions (VOUT = 100 mV step, VS = 5.5 V, G = 10). At G = 30, stability margin decreases slightly but remains adequate for most 10–14-bit ADC input capacitances (typically 10–20 pF). For heavier loads, a series isolation resistor (e.g., 50 Ω) restores phase margin - confirmed in Figure 7-39 and 7-40 of the INA350CDSIDSGR datasheet.
How does the shutdown feature of the INA350CDSIDSGR reduce system power consumption?
The SHDN pin disables the INA350CDSIDSGR's internal amplifiers, reducing quiescent current from 100 µA typical to 0.7–1.25 µA typical. This enables aggressive power cycling in battery-operated devices like wearable fitness monitors, where the INA350CDSIDSGR can be activated only during sensor sampling intervals. The INA350CDSIDSGR's 4 µs disable time and 100 µs enable time ensure rapid response without compromising energy savings.
Is the INA350CDSIDSGR suitable for operation from a single 1.8-V supply?
Yes, the INA350CDSIDSGR is fully specified for 1.8-V single-supply operation (±0.9 V dual-supply), with all key parameters - including CMRR (94 dB at VS = 3.3 V), gain error, and output swing - guaranteed across the full 1.8–5.5 V range. Its 100 µA quiescent current and rail-to-rail output (within 15 mV of rails) make it ideal for coin-cell or energy-harvesting systems where low-voltage operation is mandatory. This is verified in Section 7.3 (Recommended Operating Conditions) of the INA350CDSIDSGR datasheet.
INA350CDSIDSGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.24V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 100 kHz
- Current - Input Bias:
- 0.65 pA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 100µA
- Current - Output / Channel:
- 20 mA
- Voltage - Supply Span (Min):
- 1.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (2x2)
INA350CDSIDSGR FAQ
1.How can I place an order for INA350CDSIDSGR through Aetrix?
Please submit a Request for Quotation (RFQ) for INA350CDSIDSGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for INA350CDSIDSGR reliable?
The price and inventory of INA350CDSIDSGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for INA350CDSIDSGR is usually 5 days.
3.What payment methods are accepted for INA350CDSIDSGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for INA350CDSIDSGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for INA350CDSIDSGR?
INA350CDSIDSGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your INA350CDSIDSGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for INA350CDSIDSGR?
For technical support, including INA350CDSIDSGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your INA350CDSIDSGR requirements.
6.How does Aetrix verify that INA350CDSIDSGR is sourced from the original manufacturer or authorized distributors?
All INA350CDSIDSGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that INA350CDSIDSGR meets industry standards.
7.What is the process for return or replacement of INA350CDSIDSGR?
All INA350CDSIDSGR units undergo pre-shipment inspection (PSI). If there is an issue with INA350CDSIDSGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The INA350CDSIDSGR part is unused and in its original packaging.
Return procedure for INA350CDSIDSGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
INA350CDSIDSGR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

