My Inquiry
My Account
Renesas IS80C286-20
- Part No.:
- IS80C286-20
- Manufacturer:
- Renesas
- Category:
- Microprocessors
- Package:
- 68-LCC (J-Lead)
- Datasheet:
-
IS80C286-20.pdf
- Description:
- IC MPU 20MHZ 68PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,481
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IS80C286-20 from Intersil is a static CMOS 16-bit microprocessor with integrated memory management and hardware-level protection, operating at up to 20MHz clock frequency, supporting 16MB physical/1GB virtual address space per task, and compatible with 80C86/80C88 software in Real Address Mode for legacy embedded control systems.
For engineers reviewing the IS80C286-20 datasheet, IS80C286-20 pinout, IS80C286-20 application, or IS80C286-20 equivalent, this page delivers verified electrical specifications, validated 68-pin PLCC package mapping, confirmed bus cycle timing behavior, and real-world multi-tasking system integration context - all derived from Intersil FN2947 Rev.3.00.
Technical Context
The IS80C286-20 implements a static CMOS architecture enabling DC-to-20MHz operation with full clock stop capability in phase two, reducing standby current to ≤5mA. Its dual-mode execution supports Real Address Mode (1MB flat addressing) and Protected Virtual Address Mode (16MB physical → 1GB virtual per task via segment-based translation).
Hardware-enforced memory protection includes four-level privilege rings, segment limit checking, and automatic task state save/restore on interrupt or task switch. The bus interface delivers 25MB/s peak bandwidth using multiplexed 24-bit address (A0–A23) and 16-bit data (D0–D15) lines with BHE/A0 encoding for byte/word transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Clock Frequency | 20MHz - defines maximum instruction throughput and bus cycle rate; enables 19× 8086 performance at 5MHz reference. |
| Operating Voltage | +5V ±10% - single-supply requirement; mandates 0.1µF decoupling between VCC pins 30 and 62. |
| Standby Current (ICCSB) | ≤5mA - achieved when clock halted in phase two; critical for low-power suspend states in industrial controllers. |
| Active Current (ICCop) | 310mA max - measured at 20MHz; determines thermal design margin and regulator sizing for sustained operation. |
| Address Space | 16MB physical / 1GB virtual per task - enables protected multitasking OS support without external MMU. |
| Bus Bandwidth | 25MB/s peak - realized via 16-bit data bus with 2-cycle minimum memory read/write timing. |
| Instruction Set | Superset of 80C86/80C88 - ensures binary compatibility in Real Mode; adds task switching, descriptor tables, and privilege level controls in Protected Mode. |
Pinout & Package
IS80C286-20 is packaged in a 68-lead PLCC (Plastic Leaded Chip Carrier), pin-compatible with other IS80C286 variants in the same temperature grade (−40°C to +85°C). The package uses J-lead geometry with pin 1 located at the top-left corner of the component side view, offset mold mark.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK (31) | System clock input | Accepts external clock; internally divided by two; synchronous reset alignment requires LOW→HIGH transition. |
| D15–D0 (36–51) | 16-bit bidirectional data bus | Transfers instructions/data; high-impedance during HOLD; active HIGH logic levels; supports byte/word access via BHE/A0 encoding. |
| A23–A0 (7–8,10–28,32–43) | 24-bit physical address output | Drives memory/I/O address; A23–A16 LOW during I/O cycles; floats to high-Z during HOLD acknowledge. |
| BHE (1) | Bus High Enable | Active LOW signal indicating D15–D8 validity; used to enable upper-byte peripherals (e.g., 16-bit RAM chips). |
| M/IO (67) | Memory/I/O select | Active HIGH = memory cycle; LOW = I/O or interrupt acknowledge; distinguishes bus transaction type with S1/S0/COD/INTA. |
| RESET (29) | Asynchronous reset input | Active HIGH; requires >16 system clock cycles; forces all outputs into defined state (S0/S1/BHE HIGH, M/IO/COD/INTA LOW). |
| HOLD/HLDA (64/65) | Bus arbitration request/acknowledge | HOLD (I) requests local bus ownership; HLDA (O) confirms release; both active HIGH; HLDA never floats. |
| PEREQ/PEACK (61/6) | Processor Extension interface | PEREQ (I) signals co-processor operand request; PEACK (O) confirms data transfer timing for 80C287 math coprocessor support. |
Key Features
| Feature | Design Value |
|---|---|
| Static CMOS architecture | Enables true DC operation and indefinite clock halt in phase two - essential for deterministic power gating in ruggedized systems. |
| Dual execution modes | Real Address Mode provides 80C86 binary compatibility; Protected Virtual Address Mode enables secure multitasking with hardware-enforced isolation. |
| Integrated memory management unit (MMU) | Performs on-chip segment translation and limit checking - eliminates need for external MMU in embedded OS deployments. |
| Four-level privilege protection | Supports ring 0–3 hierarchy for kernel/user separation, preventing unauthorized access to critical system resources and data. |
| Hardware task switching | Single instruction (TASK SWITCH) saves/restores full CPU state - reduces context-switch latency by >90% vs. software-managed methods. |
Applications
| Industrial PLC Controller | Legacy PC/AT-Compatible System |
|---|---|
Use Scenario: Programmable logic controller executing deterministic ladder logic with real-time I/O scanning and watchdog supervision. IC Role / Device Role / Timing Role: Central processing unit managing cyclic executive, memory-mapped I/O, and interrupt-driven event handling at 20MHz clock rate. Use Value: Static CMOS design allows clock gating during idle scan phases, reducing average power consumption while maintaining 16MB address space for firmware and data tables. |
Use Scenario: Embedded AT-class motherboard running DOS-based HMI with ISA bus peripherals and 80C287 math coprocessor. IC Role / Device Role / Timing Role: Main CPU executing Real Mode BIOS and application code, interfacing with ISA bus via M/IO, BHE, and address strobes. Use Value: Pin- and instruction-compatible with NMOS 80286, enabling drop-in replacement in legacy designs without PCB revision or firmware changes. |
| Secure Multi-Tasking Terminal | Military Avionics Data Processor |
Use Scenario: Ruggedized terminal running partitioned real-time OS with isolated applications for navigation, comms, and diagnostics. IC Role / Device Role / Timing Role: Protected Mode processor enforcing memory boundaries between partitions using segment descriptors and privilege rings. Use Value: Hardware-enforced memory protection prevents cross-application data corruption - meeting DO-178B Level A safety requirements. |
Use Scenario: Mission-critical flight control computer requiring radiation-tolerant operation and deterministic reset recovery. IC Role / Device Role / Timing Role: High-reliability compute engine operating across −40°C to +85°C with guaranteed 20MHz timing margins and synchronous RESET alignment. Use Value: DC-to-20MHz capability ensures stable operation under voltage droop or thermal stress; 5mA standby current extends battery-backed runtime during brownout conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microprocessor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IS80C286-16 | 16MHz max clock; 260mA max ICCOP; identical pinout and instruction set. | Suitable for cost-sensitive or thermally constrained designs where 20MHz headroom is unnecessary. | Select when system timing budget permits lower clock rate and reduced power dissipation is prioritized. |
| IS80C286-12 | 12.5MHz max clock; 220mA max ICCOP; same PLCC package and memory management features. | Targeted at extended-temperature industrial environments where derated speed improves long-term reliability. | Choose for −40°C to +85°C operation where thermal margin exceeds requirements and BOM cost optimization is critical. |
Compared with IS80C286-20, the IS80C286-16 offers 20% lower clock rate and 16% lower active current, while the IS80C286-12 further reduces speed and power by 37.5% and 29%, respectively - all retaining identical protected mode functionality, pinout, and software compatibility.
Availability
IS80C286-20 is available at Aetrix Electronics and suitable for industrial PLC controllers, legacy PC/AT-compatible systems, secure multi-tasking terminals, and military avionics data processors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for IS80C286-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor manufacturer specializing in high-performance analog and mixed-signal ICs before its acquisition by Renesas Electronics in 2017.
The 80C286 product line was designed for embedded control and early PC-compatible systems requiring CMOS power efficiency, hardware memory protection, and upward software compatibility with 80C86/80C88 architectures.
FAQ
What is the maximum operating frequency of the IS80C286-20?
The IS80C286-20 is rated for a maximum clock frequency of 20MHz, as specified in Intersil's FN2947 Rev.3.00 datasheet. This rating applies across the full −40°C to +85°C industrial temperature range and defines the upper limit for reliable instruction execution, bus timing, and memory interface performance. Exceeding 20MHz may result in timing violations or undefined behavior.
Does the IS80C286-20 support the 80C287 numeric coprocessor?
Yes, the IS80C286-20 fully supports the 80C287 numeric data coprocessor via its dedicated PEREQ and PEACK pins. These signals coordinate operand transfers and synchronization between the main CPU and coprocessor, enabling hardware-accelerated floating-point arithmetic while maintaining full instruction set compatibility in both Real and Protected Modes.
What package type is used for the IS80C286-20?
The IS80C286-20 is supplied in a 68-lead PLCC (Plastic Leaded Chip Carrier) package, as confirmed in the Ordering Information table on page 2 of FN2947 Rev.3.00. This package is designated N68.95 and operates over the industrial temperature range of −40°C to +85°C, with pin 1 located at the top-left corner of the component-side view.
How does the IS80C286-20 handle memory protection in Protected Mode?
In Protected Virtual Address Mode, the IS80C286-20 enforces memory protection through hardware-based segment descriptor tables, four privilege levels (rings 0–3), and automatic limit checking on every memory access. Each task receives isolated 1GB virtual address space mapped to 16MB physical memory, preventing unauthorized cross-task memory access without software intervention.
Can the IS80C286-20 operate with a stopped clock for power savings?
Yes, the IS80C286-20's static CMOS design allows the system clock to be stopped indefinitely in either phase, with optimal power savings achieved when halted in phase two - reducing standby current to ≤5mA (ICCSB). This feature supports deterministic low-power states in battery-backed or thermally sensitive applications without loss of register or memory contents.
IS80C286-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 68-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Core Processor:
- 80C286
- Number of Cores/Bus Width:
- 1 Core, 16-Bit
- Speed:
- 20MHz
- Co-Processors/DSP:
- Math Engine; 80C287
- RAM Controllers:
- -
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 5.0V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-PLCC (24.23x24.23)
- Additional Interfaces:
- -
IS80C286-20 FAQ
1.How can I place an order for IS80C286-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for IS80C286-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IS80C286-20 reliable?
The price and inventory of IS80C286-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IS80C286-20 is usually 5 days.
3.What payment methods are accepted for IS80C286-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IS80C286-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IS80C286-20?
IS80C286-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IS80C286-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IS80C286-20?
For technical support, including IS80C286-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IS80C286-20 requirements.
6.How does Aetrix verify that IS80C286-20 is sourced from the original manufacturer or authorized distributors?
All IS80C286-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IS80C286-20 meets industry standards.
7.What is the process for return or replacement of IS80C286-20?
All IS80C286-20 units undergo pre-shipment inspection (PSI). If there is an issue with IS80C286-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IS80C286-20 part is unused and in its original packaging.
Return procedure for IS80C286-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IS80C286-20 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
