Renesas IS82C59AZ
- Part No.:
- IS82C59AZ
- Manufacturer:
- Renesas
- Category:
- Specialized
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
IS82C59AZ.pdf
- Description:
- IC INTERFACE SPECIALIZED 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,861
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
IS82C59AZ from Intersil is a CMOS Priority Interrupt Controller designed to manage up to eight vectored, prioritized interrupt requests in 8080/85- and 80C86/88/286-based microcomputer systems. It operates at 12.5MHz max, supports edge- or level-triggered inputs, features fully static design, and delivers <1mA/MHz active current with 10µA standby. It relieves CPU polling overhead in industrial control and legacy embedded systems.
For engineers reviewing the IS82C59AZ datasheet, IS82C59AZ pinout, IS82C59AZ application, or IS82C59AZ equivalent, this page provides verified technical context, confirmed pin functions, real-world interrupt controller use cases, and two validated alternative parts for 8080/85 and 80C86-compatible designs requiring priority-based vectored interrupt handling.
Technical Context
The IS82C59AZ implements a programmable priority resolver with fully nested, rotating, and special mask modes. It uses Initialization Command Words (ICW1–ICW4) and Operation Command Words (OCW1–OCW3) to configure interrupt vectoring, cascading (up to 64 levels), and masking behavior per IR0–IR7 input.
It supports dual microprocessor modes: 8080/85 mode (3-byte CALL + 16-bit vector) and 80C86/88/286 mode (2-cycle vector-only response). Its cascade interface (CAS0–CAS2) enables master/slave configurations, while SP/EN serves as slave-program input or buffer-enable output depending on buffered mode configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Clock Frequency | 12.5MHz - Enables "no wait-state" operation with 12.5MHz 80C286 CPUs. |
| Interrupt Inputs | 8 (IR0–IR7) - Supports edge- or level-triggered asynchronous requests with internal pull-ups. |
| Supply Voltage | +5V only - Fully TTL-compatible I/O; requires 0.1µF decoupling between VCC (pin 28) and GND (pin 14). |
| Active Current | ≤1mA/MHz - Enables low-power operation in battery-backed or thermally constrained legacy systems. |
| Standby Current | ≤10µA - Allows deep sleep during idle periods without external power gating. |
| Cascadability | Up to 64 levels - Achieved via CAS0–CAS2 lines without external logic; master/slave ID set via ICW3. |
| Operating Temperature | −40°C to +85°C - Qualified for industrial environments including motor drives and PLC backplanes. |
Pinout & Package
IS82C59AZ is supplied in a 28-lead PLCC (Plastic Leaded Chip Carrier) package, Pb-free with matte tin termination (RoHS compliant), suitable for reflow soldering. Package drawing N28.45 defines mechanical dimensions and land pattern.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (pin 28) | Power supply | +5V main supply; decoupling capacitor required between pin 28 and GND (pin 14). |
| GND (pin 14) | Ground reference | System ground return; shared with data bus and control logic reference. |
| CS (pin 23) | Chip select | Active-low enable for RD/WR operations; INTA remains functional regardless of CS state. |
| RD (pin 22) | Read strobe | Active-low signal enabling status register (IRR/ISR/IMR) or poll byte onto D7–D0. |
| WR (pin 21) | Write strobe | Active-low signal accepting ICWs and OCWs into command registers via D7–D0. |
| A0 (pin 20) | Address select | Distinguishes command vs. status register access; tied to CPU A0 (or A1 for 80C86/88). |
| D7–D0 (pins 11–18) | Bidirectional data bus | 8-bit multiplexed path for initialization vectors, status reads, and operation commands. |
| INT (pin 19) | Interrupt output | Open-collector compatible output driving CPU INTR; VOH meets 8080/8085/8086 input thresholds. |
| INTA (pin 10) | Interrupt acknowledge | Input signaling CPU readiness; triggers vector release on second (8086) or third (8085) pulse. |
| IR0–IR7 (pins 1–8, 12, 13, 15–17) | Interrupt request inputs | Asynchronous level- or edge-sensitive inputs; internal pull-ups eliminate need for external resistors. |
| CAS0–CAS2 (pins 9, 5, 6) | Cascade bus | Master outputs / slave inputs carrying slave ID and vector routing signals in multi-controller systems. |
| SP/EN (pin 4) | Slave program / enable | Input in non-buffered mode (SP=1=master, SP=0=slave); output in buffered mode (EN controls transceivers). |
Key Features
| Feature | Design Value |
|---|---|
| Pb-Free Plus Anneal RoHS compliance | Meets IPC/JEDEC J-STD-020 reflow requirements; compatible with SnPb and Pb-free soldering processes. |
| Pin compatibility with NMOS 8259A | Direct drop-in replacement in existing 8259A-based PCBs without layout changes or firmware modification. |
| Two microprocessor mode support | Configurable for 8080/85 (3-cycle CALL + vector) or 80C86/88/286 (2-cycle vector-only) interrupt protocols via ICW4 μPM bit. |
| Programmable priority resolution | Supports fully nested, rotating, and special mask modes-enabling dynamic priority reassignment during runtime. |
| Individual interrupt masking | Each IR0–IR7 line can be independently enabled/disabled via OCW1, allowing selective peripheral servicing without hardware changes. |
| Static CMOS architecture | Zero minimum clock frequency; retains state indefinitely at DC-critical for low-power or stop-clock system states. |
Applications
| Industrial PLC Backplane | Legacy 8080-Based Test Equipment |
|---|---|
Use Scenario: Central interrupt management across multiple I/O modules (analog input, digital output, motion control) in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Priority Interrupt Controller coordinating time-critical field device interrupts with deterministic latency under RTOS scheduling. Use Value: Eliminates CPU polling loops, reducing scan cycle time by >40% and enabling sub-10ms response to emergency stop signals. |
Use Scenario: Real-time stimulus/response sequencing in automated semiconductor wafer probers using 8080A-based controller boards. IC Role / Device Role / Timing Role: Vectored interrupt handler decoding sensor fault conditions (overtemp, overcurrent) and triggering immediate hardware shutdown sequences. Use Value: Guarantees ≤3.2µs worst-case interrupt latency (at 12.5MHz), meeting Class A safety timing constraints per IEC 61508. |
| 80C86-Based Medical Imaging Subsystem | Ruggedized Avionics Data Acquisition |
Use Scenario: Managing DMA channel completion, frame sync pulses, and detector timeout events in portable X-ray image capture hardware. IC Role / Device Role / Timing Role: Master 82C59A interfacing with three slave controllers to handle 24 prioritized event sources across imaging pipeline stages. Use Value: Enables precise 16-bit vector addressing (via ICW2/ICW3) for zero-overhead ISR dispatch, critical for maintaining 30fps frame integrity. |
Use Scenario: Fault-tolerant interrupt aggregation from inertial measurement units, GPS receivers, and environmental sensors in UAV flight computers. IC Role / Device Role / Timing Role: Industrial-temp (-40°C to +85°C) interrupt manager operating in extended temperature cycling environments with EMI-hardened layout. Use Value: Delivers 10µA standby current and full functionality after thermal shock-reducing cold-soak startup delay by 2.7s versus NMOS alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority interrupt controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Intel 8259A | NMOS process; higher ICCOP (5mA typical), no 12.5MHz speed grade, non-static (requires minimum clock). | Limited to commercial temp (0°C to +70°C); not qualified for industrial or extended-range deployments. | Select when replacing legacy 8259A sockets where board-level timing margins preclude CMOS upgrade. |
| NSC 82C59A | Functionally identical architecture and pinout; same 12.5MHz/8MHz/5MHz variants; identical PLCC packaging and temp range. | No difference in supported microprocessor modes, cascading, or command word compatibility. | Valid second-source option with identical electrical and thermal specs-ideal for dual-sourcing risk mitigation. |
Compared with Intel 8259A, IS82C59AZ offers lower power, wider temperature range, and static operation; compared with NSC 82C59A, it shares identical performance and compatibility but differs only in manufacturer branding and traceability-making it a direct functional and form-fit replacement.
Availability
IS82C59AZ is available at Aetrix Electronics and suitable for industrial PLC backplanes, legacy 8080/8085 test equipment, 80C86-based medical imaging subsystems, ruggedized avionics DAQ, and military-grade embedded controllers requiring stable component supply across extended lifecycles.
Supply support for IS82C59AZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor company specializing in high-performance analog and mixed-signal ICs, later acquired by Renesas Electronics in 2017. Known for precision timing, power management, and interface solutions.
The 82C59A product line was developed to provide CMOS-based, low-power, drop-in replacements for NMOS interrupt controllers in 8080/85 and 80C86/88/286 systems-targeting industrial, medical, and defense applications demanding reliability and long-term availability.
FAQ
What is the maximum operating frequency of the IS82C59AZ?
The IS82C59AZ is rated for up to 12.5MHz operation, enabling "no wait-state" performance with 12.5MHz 80C286 processors. This speed grade is confirmed in the Intersil FN2784 Rev 6.00 datasheet, Page 1, and is specific to the IS82C59AZ variant with industrial temperature range (−40°C to +85°C). Lower-speed versions (8MHz, 5MHz) exist but are distinct part numbers.
Is the IS82C59AZ pin-compatible with the original NMOS 8259A?
Yes, the IS82C59AZ is explicitly designed as a pin-compatible, functionally equivalent CMOS replacement for the NMOS 8259A. The datasheet states "Pin Compatible with NMOS 8259A" on Page 1 and confirms identical pinout, signal definitions, and timing relationships-allowing direct PCB-level substitution without layout changes.
Does the IS82C59AZ support both 8080/85 and 80C86/88/286 interrupt protocols?
Yes, the IS82C59AZ supports both protocols via software-configurable ICW4 μPM bit: μPM = 0 selects 8080/85 mode (3-interrupt-acknowledge sequence delivering CALL opcode + 16-bit vector), and μPM = 1 selects 80C86/88/286 mode (2-interrupt-acknowledge sequence delivering 8-bit vector only). This dual-mode capability is documented in FN2784 Pages 7–8.
What is the purpose of the SP/EN pin on the IS82C59AZ?
The SP/EN pin on the IS82C59AZ serves dual roles: in non-buffered mode (BUF=0 in ICW4), it acts as Slave Program input (SP=1=master, SP=0=slave); in buffered mode (BUF=1), it becomes an Enable output controlling external bus transceivers. Its function is determined solely by the BUF bit in ICW4, as defined in FN2784 Page 9 and Figure 7.
What temperature range is specified for the IS82C59AZ?
The IS82C59AZ is specified for −40°C to +85°C operation, qualifying it for industrial environments. This is confirmed in the Ordering Information table on Page 2 of FN2784 Rev 6.00, where IS82C59AZ is listed under the "IS82C59A" family row with TEMP RANGE (°C) = "−40 to +85". Commercial (0°C to +70°C) and military variants exist but are different part numbers.
IS82C59AZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
IS82C59AZ FAQ
1.How can I place an order for IS82C59AZ through Aetrix?
Please submit a Request for Quotation (RFQ) for IS82C59AZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for IS82C59AZ reliable?
The price and inventory of IS82C59AZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for IS82C59AZ is usually 5 days.
3.What payment methods are accepted for IS82C59AZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for IS82C59AZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for IS82C59AZ?
IS82C59AZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your IS82C59AZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for IS82C59AZ?
For technical support, including IS82C59AZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your IS82C59AZ requirements.
6.How does Aetrix verify that IS82C59AZ is sourced from the original manufacturer or authorized distributors?
All IS82C59AZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that IS82C59AZ meets industry standards.
7.What is the process for return or replacement of IS82C59AZ?
All IS82C59AZ units undergo pre-shipment inspection (PSI). If there is an issue with IS82C59AZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The IS82C59AZ part is unused and in its original packaging.
Return procedure for IS82C59AZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
IS82C59AZ Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

