Renesas ISL22323TFV14Z-TK
- Part No.:
- ISL22323TFV14Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22323TFV14Z-TK.pdf
- Description:
- IC DGT POT 100KOHM 256TP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,058
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22323TFV14Z-TK from Renesas (formerly Intersil) is a dual digitally controlled potentiometer (XDCP) with 256-tap resolution, I²C interface, and non-volatile wiper position storage. It features dual supply operation (VCC = 2.25–5.5V, V− = −2.25 to −5.5V), 100kΩ total resistance per DCP, and operates across −40°C to +125°C for industrial signal conditioning and bias adjustment.
For engineers reviewing the ISL22323TFV14Z-TK datasheet, ISL22323TFV14Z-TK pinout, ISL22323TFV14Z-TK application, or ISL22323TFV14Z-TK equivalent, this page delivers verified specifications, TSSOP-14 package details, dual-rail analog control capability, EEPROM endurance (1M cycles), and real-world use cases in programmable gain stages and bipolar offset trimming.
Technical Context
The ISL22323TFV14Z-TK integrates two independent 8-bit digitally controlled potentiometers on a single monolithic CMOS die, each with volatile Wiper Registers (WR0/WR1) and non-volatile Initial Value Registers (IVR0/IVR1). Wiper positions are updated via I²C commands with make-before-break switching, and power-up recalls IVR contents into WR registers.
It supports dual-supply operation enabling true bipolar voltage range across DCP terminals (V− to VCC), and includes 13 general-purpose non-volatile registers for lookup tables or configuration storage. The I²C interface complies with standard-mode timing (400kHz max), uses three address pins (A0–A2) for up to eight devices per bus, and features open-drain SDA/SCL with internal logic-level thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 100kΩ per DCP - sets full-scale analog range for voltage divider or rheostat mode |
| Resolution | 256 taps (8-bit) - enables 0.39% step resolution in voltage divider applications |
| Supply Range | VCC = 2.25–5.5V, V− = −2.25 to −5.5V - supports bipolar signal conditioning without external level shifters |
| Wiper Resistance | 70Ω typical - minimizes insertion error in precision gain/bias circuits |
| Non-volatile Endurance | 1,000,000 write cycles - ensures long-term calibration retention in field-deployed systems |
| Temperature Range | −40°C to +125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment instrumentation |
| I²C Speed | 400kHz standard mode - compatible with most microcontroller peripherals without clock stretching |
Pinout & Package
ISL22323TFV14Z-TK is housed in a 14-lead TSSOP (RoHS-compliant, JEDEC MO-153, package drawing M14.173) with exposed thermal pad internally connected to V−.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH0 | High terminal of DCP0 | Fixed end of first potentiometer array; connects to VCC or positive reference in voltage divider mode |
| RL0 | Low terminal of DCP0 | Fixed end of first potentiometer array; connects to V− or negative reference in bipolar operation |
| RW0 | Wiper terminal of DCP0 | Adjustable output node; position set by WR0 register; used for gain control or offset injection |
| RH1 | High terminal of DCP1 | Fixed end of second potentiometer array; enables independent dual-channel analog tuning |
| RL1 | Low terminal of DCP1 | Fixed end of second potentiometer array; referenced to same V− rail as RL0 for matched biasing |
| RW1 | Wiper terminal of DCP1 | Second adjustable node; supports differential or complementary signal paths |
| A0, A1, A2 | I²C device address inputs | Set 3 LSBs of 7-bit slave address; allow up to eight ISL22323 devices on one I²C bus |
| SDA | I²C bidirectional data line | Open-drain interface requiring external pull-up; handles command/data transfer and ACK/NACK |
| SCL | I²C clock input | Master-generated clock; timing compliant with standard-mode I²C (tLOW ≥ 1.3μs, tHIGH ≥ 0.6μs) |
| VCC | Positive supply | Powers digital logic and upper half of DCP arrays; must be ≥2.25V for reliable EEPROM access |
| V− | Negative supply | Bias rail for lower half of DCP arrays; enables true bipolar operation down to −5.5V |
| GND | Digital ground reference | Logic ground reference point; separate from analog return paths in mixed-signal layouts |
Key Features
| Feature | Design Value |
|---|---|
| Dual DCP architecture | Two independent 100kΩ, 256-tap potentiometers enable simultaneous gain and offset control in single IC |
| Non-volatile wiper storage | IVR0/IVR1 retain last-set positions across power cycles-eliminates boot-time reinitialization in embedded systems |
| Bipolar supply support | V− rail allows DCP terminals to swing below GND, enabling true AC-coupled or dual-rail op-amp biasing |
| 13 GP non-volatile registers | Provide persistent storage for calibration coefficients, channel-specific settings, or firmware lookup tables |
| Low standby current | <4µA at +125°C - extends battery life in always-on sensor nodes or portable instrumentation |
| High reliability | 50-year data retention at ≤+55°C and 1M write cycles - suitable for mission-critical industrial control systems |
Applications
| Programmable Gain Amplifier | Bipolar Offset Trimming |
|---|---|
|
Use Scenario: Adjusting closed-loop gain in a precision instrumentation amplifier without manual potentiometers or resistor changes. IC Role / Device Role / Timing Role: ISL22323TFV14Z-TK acts as digitally programmable feedback resistor network; DCP0 sets Rf, DCP1 sets Rin for ratio-matched gain control. Use Value: Enables remote, software-controlled gain scaling (e.g., 1× to 100×) with <±0.5 LSB INL and no drift over temperature. |
Use Scenario: Nulling DC offsets in high-side current sensing circuits operating from ±5V rails. IC Role / Device Role / Timing Role: ISL22323TFV14Z-TK provides bipolar-adjustable voltage injection at op-amp summing node using V− and VCC rails. Use Value: Achieves sub-mV offset correction across −40°C to +125°C with matched DCP-to-DCP tracking (±2 LSB). |
| Calibratable Sensor Interface | Configurable Filter Tuning |
|
Use Scenario: Compensating for sensor element tolerance and PCB trace resistance in RTD or thermistor front-ends. IC Role / Device Role / Timing Role: ISL22323TFV14Z-TK replaces mechanical trimmers in bridge excitation and reference leg; IVRs store factory-calibrated values. Use Value: Delivers repeatable, field-updatable calibration with 100kΩ end-to-end tolerance (±20%) and ±45 ppm/°C tempco. |
Use Scenario: Dynamically adjusting cutoff frequency of active low-pass filters in adaptive signal conditioning paths. IC Role / Device Role / Timing Role: ISL22323TFV14Z-TK serves as programmable Rset in Sallen-Key topology; wiper position controls fc from 120 kHz (100kΩ) to 1 MHz (10kΩ). Use Value: Enables real-time bandwidth adaptation without changing components-verified to 120 kHz −3dB point at 100kΩ setting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 100kΩ DCP, I²C, 256-tap; no V− rail support; only unipolar (2.7–5.5V) | Lacks bipolar operation; unsuitable for AC-coupled or dual-rail biasing circuits | Select when only single-channel, unipolar adjustment is needed and board space is constrained |
| MCP4651T-104E/ST | Dual 100kΩ DCP, I²C, 256-tap; supports VDD only (1.8–5.5V); no negative supply | No V− pin - cannot replicate true bipolar terminal voltage swing; limited to single-supply topologies | Prefer for cost-sensitive, single-supply designs where bipolar operation is unnecessary |
Compared with AD5242BRUZ100 and MCP4651T-104E/ST, the ISL22323TFV14Z-TK uniquely supports dual-supply operation (V− to VCC), enabling true bipolar analog control essential for precision instrumentation and motor drive bias networks - a capability absent in both alternatives.
Availability
ISL22323TFV14Z-TK is available at Aetrix Electronics and suitable for industrial motor control, automotive cabin electronics, and precision test equipment requiring stable component supply, long-term calibration retention, and extended temperature operation.
Supply support for ISL22323TFV14Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its high-performance analog portfolio, emphasizing precision, reliability, and industrial-grade qualification.
The ISL22323TFV14Z-TK belongs to Renesas' XDCP (eXternally Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical trimmers in harsh-environment systems requiring programmable analog tuning with non-volatile memory and wide temperature support.
FAQ
What is the function of the V− pin on the ISL22323TFV14Z-TK?
The V− pin is a dedicated negative supply rail that enables true bipolar operation of both DCPs. When V− is biased below GND (e.g., −5V), the RH/RL/RW terminals can swing across the full range from V− to VCC - allowing the ISL22323TFV14Z-TK to serve as a programmable bipolar attenuator or offset injector without external level-shifting circuitry.
Does the ISL22323TFV14Z-TK retain wiper settings after power loss?
Yes. The ISL22323TFV14Z-TK stores wiper positions in non-volatile Initial Value Registers (IVR0/IVR1). At power-up, these values are automatically loaded into volatile Wiper Registers (WR0/WR1), restoring the last-saved tap positions. This behavior is guaranteed across 50 years of data retention at ≤+55°C and 1 million write cycles.
Can the ISL22323TFV14Z-TK operate with only a single positive supply?
No. The ISL22323TFV14Z-TK requires both VCC and V− supplies to function. Its architecture relies on dual-rail operation for proper CMOS switch biasing and resistor array integrity. Operating with V− unconnected or tied to GND violates Absolute Maximum Ratings and may cause latch-up or parametric failure.
How many devices can share the same I²C bus with the ISL22323TFV14Z-TK?
Up to eight ISL22323TFV14Z-TK devices can coexist on one I²C bus. This is enabled by three hardware address pins (A0, A1, A2), each configurable as logic high or low to generate unique 3-bit address suffixes within the base 7-bit slave address (1010xxxR/W). No software address assignment is required.
What is the maximum allowable capacitive load on the SDA and SCL lines for reliable I²C communication with the ISL22323TFV14Z-TK?
The ISL22323TFV14Z-TK specifies a maximum bus capacitance (Cb) of 400pF for SDA and SCL. With 400pF loading, pull-up resistors should be ≤2.5kΩ to meet rise/fall time requirements (tR/tF ≤ 250ns). For lower capacitance (e.g., 40pF), pull-ups up to 20kΩ are acceptable - ensuring compatibility with long traces or multi-drop configurations.
ISL22323TFV14Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.25V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22323TFV14Z-TK FAQ
1.How can I place an order for ISL22323TFV14Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22323TFV14Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22323TFV14Z-TK reliable?
The price and inventory of ISL22323TFV14Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22323TFV14Z-TK is usually 5 days.
3.What payment methods are accepted for ISL22323TFV14Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22323TFV14Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22323TFV14Z-TK?
ISL22323TFV14Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22323TFV14Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22323TFV14Z-TK?
For technical support, including ISL22323TFV14Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22323TFV14Z-TK requirements.
6.How does Aetrix verify that ISL22323TFV14Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL22323TFV14Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22323TFV14Z-TK meets industry standards.
7.What is the process for return or replacement of ISL22323TFV14Z-TK?
All ISL22323TFV14Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL22323TFV14Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22323TFV14Z-TK part is unused and in its original packaging.
Return procedure for ISL22323TFV14Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22323TFV14Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

