Renesas ISL22323UFV14Z
- Part No.:
- ISL22323UFV14Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22323UFV14Z.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22323UFV14Z from Renesas (formerly Intersil) is a dual digitally controlled potentiometer (DCP) IC with I²C interface, 50kΩ end-to-end resistance, 256-tap resolution, and dual-supply operation (VCC = 2.25–5.5V, V− = −2.25 to −5.5V). It integrates two independent DCPs, volatile wiper registers, non-volatile initial value registers, and 13 general-purpose EEPROM registers - used for precision biasing, gain control, and offset trimming in bipolar signal conditioning circuits.
For engineers reviewing the ISL22323UFV14Z datasheet, ISL22323UFV14Z pinout, ISL22323UFV14Z application, or ISL22323UFV14Z equivalent, key selection criteria include its ±2.25V to ±5.5V dual-rail support, 70Ω typical wiper resistance, 14-lead TSSOP package, −40°C to +125°C extended industrial temperature range, and guaranteed monotonicity in both voltage divider and rheostat modes.
Technical Context
The ISL22323UFV14Z implements two independent 8-bit DCPs using resistor ladders and CMOS switches in "make-before-break" switching mode, ensuring glitch-free wiper transitions. Each DCP supports voltage divider (three-terminal) or rheostat (two-terminal) configurations with programmable initial positions stored in non-volatile IVR registers.
Its I²C interface operates at up to 400kHz, supports three address pins (A0–A2) for up to eight devices per bus, and includes an Access Control Register (ACR) for volatile/non-volatile register access and shutdown control. Power-on recall loads IVR contents into WR registers within 5ms after VCC exceeds 2.1V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCP Count | Two independent digitally controlled potentiometers on one die |
| End-to-End Resistance | 50kΩ ±20% - sets full-scale analog range for gain/offset adjustment |
| Resolution | 256 taps (8-bit) - enables 0.39% step resolution across full resistance range |
| Wiper Resistance | 70Ω typical @ 1mA - minimizes insertion error in precision voltage divider applications |
| Supply Range | VCC = 2.25–5.5V; V− = −2.25 to −5.5V - enables true bipolar terminal voltage swing (V− to VCC) |
| Temperature Range | −40°C to +125°C - qualified for under-hood automotive and industrial motor control environments |
| I²C Speed | 400kHz Fast Mode - supports real-time reconfiguration without CPU overhead |
Pinout & Package
ISL22323UFV14Z is housed in a 14-lead TSSOP (RoHS-compliant, M14.173 drawing), with exposed pad not present. Pin functions are validated per FN6422 Rev.2.00 datasheet, Page 3.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| RH0 | High terminal of DCP0 | Fixed end of first potentiometer ladder; referenced to V− or VCC depending on configuration |
| RL0 | Low terminal of DCP0 | Fixed opposite end of DCP0; forms complete resistive path with RH0 and RW0 |
| RW0 | Wiper terminal of DCP0 | Programmable tap point; output node for voltage division or variable resistance |
| RH1 | High terminal of DCP1 | Independent high-side connection for second DCP; electrically isolated from DCP0 |
| RL1 | Low terminal of DCP1 | Independent low-side connection; enables simultaneous dual-channel analog tuning |
| RW1 | Wiper terminal of DCP1 | Second programmable node; supports matched or independent control vs. DCP0 |
| A0, A1, A2 | I²C device address inputs | Set LSBs of 7-bit slave address; allow up to eight ISL22323 devices on same I²C bus |
| SDA | I²C bidirectional data line | Open-drain interface requiring external pull-up; carries address, command, and data |
| SCL | I²C clock input | Master-generated timing signal; synchronizes all register reads/writes and wiper updates |
| VCC | Positive supply rail | Supplies core logic and upper DCP array; must be ≥2.25V for reliable EEPROM recall |
| V− | Negative supply rail | Bias reference for lower DCP array; enables bipolar signal handling down to −5.5V |
| GND | Digital ground reference | Logic ground return; separate from analog signal paths to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Dual DCP with non-volatile initialization | Each DCP retains last-set wiper position across power cycles via dedicated IVR register |
| 13 GP non-volatile registers | Store calibration coefficients, lookup tables, or system-specific settings without external EEPROM |
| Monotonic performance | Guaranteed ±0.15 LSB DNL in voltage divider mode ensures predictable step response |
| Bipolar terminal voltage support | V− to VCC range allows direct interfacing with op-amps and ADCs operating on split supplies |
| Low standby current | <4µA total (ICC + IV−) at +125°C enables always-on calibration in battery-backed systems |
| High reliability EEPROM | 1M write cycles and 50-year data retention at ≤+55°C supports long-life industrial deployments |
Applications
| Audio Signal Conditioning | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Programmable gain and DC offset adjustment in analog front-ends for MEMS microphones and piezoelectric sensors. IC Role / Device Role / Timing Role: Dual DCP provides independent RIN/RF ratio control for instrumentation amplifier gain and reference-bias trimming. Use Value: Eliminates manual potentiometer tuning; enables field-updatable calibration via I²C without hardware change. |
Use Scenario: Zero and span compensation in 4–20mA transmitter modules for pressure and temperature transducers. IC Role / Device Role / Timing Role: ISL22323UFV14Z acts as precision two-terminal rheostats in loop-current-setting networks and sensor bridge bias arms. Use Value: 50kΩ resistance and ±45ppm/°C tempco ensure stable 4–20mA output across −40°C to +125°C ambient. |
| Motor Drive Current Sensing | Bipolar Op-Amp Biasing |
|
Use Scenario: Adjustable shunt-based current sensing gain in BLDC motor controllers with isolated gate drivers. IC Role / Device Role / Timing Role: One DCP sets gain of difference amplifier; second DCP trims common-mode voltage to match ADC input range. Use Value: Dual-rail supply (V− = −3.3V, VCC = 3.3V) enables symmetric ±3.3V signal swing matching isolated amplifier outputs. |
Use Scenario: Programmable input offset nulling and feedback network tuning in rail-to-rail op-amps used in precision DAC buffers. IC Role / Device Role / Timing Role: ISL22323UFV14Z replaces mechanical trimmers in dual-op-amp servo loops for zero-drift amplifiers. Use Value: 70Ω wiper resistance and <±0.5 LSB INL prevent gain error accumulation in closed-loop calibration sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 100kΩ DCP, I²C, 24-lead TSSOP; no V− rail; max temp +85°C | Lacks bipolar supply support and dual-DPC integration; requires two devices for dual-channel use | Choose when only unipolar operation and single-channel adjustment are needed; lower cost but higher board area |
| MCP45HV51-503E/ST | Single 50kΩ DCP, SPI interface, 8-lead SOIC; VDD = 2.7–5.5V; no negative rail | No V− pin; limited to 0–VDD terminal voltage; lacks GP EEPROM registers | Select for SPI-based systems where I²C bus loading is constrained; not suitable for bipolar signal paths |
Compared with AD5242BRUZ100 and MCP45HV51-503E/ST, the ISL22323UFV14Z uniquely delivers dual 50kΩ DCPs with true bipolar terminal capability (V− to VCC), integrated non-volatile storage for both wiper positions and calibration data, and extended temperature operation - making it the only option for compact, high-reliability bipolar analog tuning in harsh environments.
Availability
ISL22323UFV14Z is available at Aetrix Electronics and suitable for industrial motor control, automotive cabin electronics, and precision sensor signal conditioning requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ISL22323UFV14Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical support and manufacturing continuity for legacy Intersil precision analog products including the ISL22323 series.
The ISL22323 family was designed specifically for replacing mechanical potentiometers in high-reliability, programmable analog signal paths - emphasizing non-volatile state retention, bipolar operation, and robustness in automotive and industrial settings.
FAQ
What is the maximum allowable voltage across RH0 and RL0 terminals of the ISL22323UFV14Z?
The ISL22323UFV14Z allows terminal voltages from V− to VCC. With V− = −5.5V and VCC = +5.5V, the maximum differential voltage across RH0–RL0 is 11V. Exceeding this violates Absolute Maximum Ratings and may cause latchup or permanent damage. Always ensure applied signals remain within V− ≤ VRH0, VRL0 ≤ VCC per datasheet Section 4.
Does the ISL22323UFV14Z support true power-on wiper recall, and what conditions trigger it?
Yes, the ISL22323UFV14Z performs automatic power-on recall: when VCC rises above 2.1V (typical), the device loads the contents of the non-volatile Initial Value Register (IVR0/IVR1) into the corresponding volatile Wiper Registers (WR0/WR1) within 5ms. This occurs regardless of SHDN bit state and ensures repeatable startup behavior without host intervention.
Can the ISL22323UFV14Z be used in rheostat mode with only two terminals connected per DCP?
Yes - each DCP supports rheostat (variable resistor) mode by connecting either RHi or RLi to the circuit node and leaving the other floating, while using RWi as the adjustable terminal. Datasheet Sections 1.2 and 7 confirm monotonicity and specified RINL/RDNL apply in this configuration, with 50kΩ total resistance and ±0.4 MI DNL (typ) over temperature.
How many I²C addresses does the ISL22323UFV14Z support, and how are they configured?
The ISL22323UFV14Z supports eight unique I²C slave addresses via hardware pins A2, A1, and A0. These pins set the three LSBs of the 7-bit address (1010xxx), where 'x' = logic level at each pin. All combinations (000 to 111) are valid, enabling up to eight ISL22323UFV14Z devices on a single I²C bus without software address remapping.
Is the ISL22323UFV14Z pin-compatible with other variants in the ISL22323 family, such as ISL22323TFV14Z?
Yes - all 14-lead TSSOP variants (ISL22323UFV14Z, ISL22323TFV14Z, ISL22323WFV14Z) share identical pinouts and footprint (M14.173). They differ only in end-to-end resistance (50kΩ, 100kΩ, 10kΩ) and associated tempcos. PCB designs can accommodate any variant without layout changes, though firmware must account for resistance-dependent gain scaling.
ISL22323UFV14Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.25V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22323UFV14Z FAQ
1.How can I place an order for ISL22323UFV14Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22323UFV14Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22323UFV14Z reliable?
The price and inventory of ISL22323UFV14Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22323UFV14Z is usually 5 days.
3.What payment methods are accepted for ISL22323UFV14Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22323UFV14Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22323UFV14Z?
ISL22323UFV14Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22323UFV14Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22323UFV14Z?
For technical support, including ISL22323UFV14Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22323UFV14Z requirements.
6.How does Aetrix verify that ISL22323UFV14Z is sourced from the original manufacturer or authorized distributors?
All ISL22323UFV14Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22323UFV14Z meets industry standards.
7.What is the process for return or replacement of ISL22323UFV14Z?
All ISL22323UFV14Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL22323UFV14Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22323UFV14Z part is unused and in its original packaging.
Return procedure for ISL22323UFV14Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22323UFV14Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

