Renesas ISL22323WFV14Z
- Part No.:
- ISL22323WFV14Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22323WFV14Z.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,891
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22323WFV14Z from Renesas (formerly Intersil) is a dual digitally controlled potentiometer (XDCP) with 10kΩ end-to-end resistance, 256-tap resolution, I²C interface, and dual-supply operation (VCC = 2.25–5.5V, V− = −2.25 to −5.5V). It integrates two independent DCPs, non-volatile initial value registers (IVR), volatile wiper registers (WR), and 13 general-purpose EEPROM registers. Used for precision biasing and gain control in bipolar signal conditioning circuits.
For engineers reviewing the ISL22323WFV14Z datasheet, ISL22323WFV14Z pinout, ISL22323WFV14Z application, or ISL22323WFV14Z equivalent, key selection considerations include its 10kΩ resistance option, 14-lead TSSOP package, −40°C to +125°C extended industrial temperature range, wiper resistance of 70Ω typical, and dual-supply capability enabling true bipolar terminal voltage swing from V− to VCC.
Technical Context
The ISL22323WFV14Z implements two independent resistor arrays using CMOS-switched ladder networks, each with 256 discrete tap positions controlled via 8-bit volatile Wiper Registers (WR0/WR1). Wiper movement follows "make-before-break" switching to prevent open-circuit transients. At power-up, non-volatile Initial Value Registers (IVR0/IVR1) auto-load into WR registers, ensuring repeatable startup states.
Its I²C interface supports up to eight devices per bus via three hardware address pins (A0–A2), operates at 400kHz maximum clock frequency, and features open-drain SDA/SCL with internal logic-level thresholds (VIH = 0.7×VCC, VIL = 0.3×VCC). The device includes dedicated Access Control Register (ACR) for volatile/non-volatile register selection and shut-down mode control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - defines full-scale analog range for voltage divider or rheostat configurations |
| Resolution | 256 taps (8-bit) - enables 0.39% step resolution across full resistance range |
| Wiper Resistance | 70Ω typical @ 1mA - limits insertion error and signal attenuation in precision gain-setting paths |
| Supply Range | VCC = 2.25–5.5V; V− = −2.25 to −5.5V - supports true bipolar operation with ±5.5V rail-to-rail DCP terminal voltage |
| Temperature Range | −40°C to +125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment instrumentation |
| Non-volatile Endurance | 1,000,000 write cycles - ensures reliable lifetime calibration storage without external EEPROM |
| Standby Current | <4µA max @ +125°C - enables low-power system sleep modes without losing wiper state |
Pinout & Package
ISL22323WFV14Z is housed in a 14-lead TSSOP (RoHS-compliant, pkg drawing M14.173) with exposed pad internally connected to V−. Pin 1 is SDA; pin 14 is VCC. No NC pins in this variant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| RH0 | High terminal of DCP0 | Fixed end of first potentiometer array; connects to positive reference or supply rail in voltage divider mode |
| RL0 | Low terminal of DCP0 | Fixed end of first potentiometer array; connects to V− or negative reference in bipolar applications |
| RW0 | Wiper terminal of DCP0 | Movable contact position set by WR0 register; output node for adjustable gain/bias in analog signal paths |
| RH1 | High terminal of DCP1 | Fixed end of second potentiometer array; enables independent dual-channel adjustment |
| RL1 | Low terminal of DCP1 | Fixed end of second potentiometer array; supports matched dual-bipolar configuration |
| RW1 | Wiper terminal of DCP1 | Second adjustable output node; allows simultaneous but independent control of two analog parameters |
| A2/A1/A0 | I²C slave address inputs | Set 3 LSBs of 7-bit I²C address; enable up to eight ISL22323 devices on same bus |
| SDA | I²C bidirectional data line | Open-drain interface requiring external pull-up; carries address, command, and data bytes |
| SCL | I²C clock input | Master-generated clock; timing-critical for ACK/NACK and data sampling windows |
| V− | Negative supply rail | Reference for RLx terminals; must be ≤ −2.25V for full-spec operation; tied to EPAD |
| GND | Digital ground reference | Logic-level reference for A0–A2, SDA, SCL; separate from analog signal return paths |
| VCC | Positive supply rail | Power for logic core and CMOS switches; supplies RHx terminals in standard configurations |
Key Features
| Feature | Design Value |
|---|---|
| Dual 10kΩ DCPs in single TSSOP | Reduces board space and BOM count vs. two discrete digital pots; enables matched channel tracking (±2 LSB VMATCH) |
| Non-volatile IVR + volatile WR registers | Ensures power-on repeatability without host initialization; supports dynamic runtime updates without EEPROM wear |
| Bipolar supply support (V−/VCC) | Permits DCP terminal voltages spanning −5.5V to +5.5V - essential for AC-coupled, rail-to-rail op-amp biasing |
| 13 GP non-volatile registers | Stores calibration tables, system IDs, or user-defined configuration data; retains 50 years @ ≤+55°C |
| Make-before-break wiper switching | Eliminates momentary open-circuit glitches during tap transitions - critical for stable feedback loops |
Applications
| Audio Signal Conditioning | Industrial Sensor Calibration |
|---|---|
Use Scenario: Programmable gain control in high-fidelity audio preamplifiers with DC-coupled stages requiring bipolar bias adjustment. IC Role / Device Role / Timing Role: Dual DCP provides independent left/right channel gain trimming and offset nulling via RH0/RL0/RW0 and RH1/RL1/RW1. Use Value: 10kΩ resistance and 70Ω wiper resistance minimize THD+N degradation; 256-step resolution enables <0.1dB gain granularity. | Use Scenario: Factory-trimmed zero/span compensation for 4–20mA current-loop pressure transmitters operating from −40°C to +125°C. IC Role / Device Role / Timing Role: ISL22323WFV14Z stores calibrated IVR values during production test and recalls them at every power cycle. Use Value: 50-year EEPROM retention and ±85ppm/°C end-to-end tempco ensure long-term accuracy drift <0.5% over product lifetime. |
| Motor Drive Current Sensing | Bipolar Op-Amp Bias Networks |
Use Scenario: Adjustable shunt amplifier gain in three-phase inverter current sensing, where common-mode voltage swings between V− and VCC rails. IC Role / Device Role / Timing Role: DCP configured as rheostat between op-amp feedback and V−, enabling programmable gain with true bipolar compliance. Use Value: Dual-supply operation allows RW0/RL0 to operate at −5.5V while RH0 references +5.5V - no level-shifting required. | Use Scenario: Precision DC bias setting for rail-to-rail input/output op-amps in medical ECG front-ends requiring sub-mV offset stability. IC Role / Device Role / Timing Role: One DCP sets common-mode voltage; the other adjusts feedback ratio - both referenced to V− and VCC. Use Value: Matched DCP-to-DCP performance (±2 LSB VMATCH) maintains channel balance across temperature and supply variation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL22323TFV14Z | 100kΩ total resistance (vs. 10kΩ); otherwise identical architecture, pinout, and feature set | Better suited for high-impedance voltage dividers; higher wiper resistance (70Ω still typical) increases sensitivity to leakage currents | Select when higher resistance improves SNR in low-current bias networks or reduces VCC loading |
| AD5242BRUZ10 | Single 10kΩ DCP; I²C-compatible but lacks V− supply, GP registers, and bipolar terminal voltage capability | Limited to unipolar (0–VCC) operation; no support for negative rail referencing or true bipolar signal paths | Choose only for cost-sensitive, space-constrained unipolar applications where dual DCPs and V− are unnecessary |
Compared with ISL22323WFV14Z, ISL22323TFV14Z offers higher resistance for reduced current draw in high-Z nodes, while AD5242BRUZ10 sacrifices dual-channel capability, bipolar operation, and non-volatile GP storage - making it unsuitable for precision bipolar calibration or multi-parameter trimming.
Availability
ISL22323WFV14Z is available at Aetrix Electronics and suitable for industrial sensor calibration, motor drive current sensing, and bipolar op-amp bias networks requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ISL22323WFV14Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and continues to support its precision analog portfolio. Renesas is a global semiconductor leader focused on microcontrollers, analog, power, and connectivity solutions.
The ISL22323WFV14Z belongs to Renesas' XDCP (eXternally Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical potentiometers in high-reliability, programmable analog systems requiring non-volatile settings, wide temperature operation, and bipolar signal handling.
FAQ
What is the resistance tolerance and temperature coefficient of the ISL22323WFV14Z?
The ISL22323WFV14Z has a total resistance tolerance of ±20% and an end-to-end temperature coefficient of ±85ppm/°C (W-option, 10kΩ). This spec applies across the full −40°C to +125°C operating range and directly impacts absolute accuracy in precision voltage divider or rheostat configurations. The ratiometric tempco (TCV) is tighter at ±4ppm/°C, benefiting applications where relative tap-to-tap matching matters more than absolute resistance value.
Does the ISL22323WFV14Z support true bipolar operation, and how is it implemented?
Yes, the ISL22323WFV14Z supports true bipolar operation via separate VCC and V− supply pins. Its DCP terminals (RHx, RLx, RWx) can swing from V− to VCC - e.g., −5.5V to +5.5V - enabling direct interfacing with bipolar op-amps and AC-coupled signal chains without level shifters. The internal CMOS switches and resistor ladders are designed for symmetrical conduction in both polarities, verified by matched INL/DNL performance across the full voltage range.
How many non-volatile registers does the ISL22323WFV14Z include, and what are their functions?
The ISL22323WFV14Z includes two non-volatile Initial Value Registers (IVR0/IVR1) for storing default wiper positions and thirteen general-purpose non-volatile registers (addresses 02h–0Eh). These GP registers retain data for 50 years at ≤+55°C and are commonly used to store factory calibration coefficients, device serial numbers, or lookup tables for multi-point linearization - all accessible via the same I²C interface used for wiper control.
What is the wiper response time and recall behavior after power-up for the ISL22323WFV14Z?
The ISL22323WFV14Z exhibits a wiper response time of 1.5µs from SCL falling edge to new position settling (tWRT), and a power-up recall time of 5ms from VCC crossing Vpor (2.1V min) to IVR-loaded wiper stabilization (tD). During this interval, the wipers default to midpoint (80h) until IVR contents are loaded - ensuring safe startup even if non-volatile memory is uninitialized or corrupted.
Can the ISL22323WFV14Z be used in shut-down mode, and what are the current savings?
Yes, the ISL22323WFV14Z supports shut-down mode via the SHDN bit in the Access Control Register (ACR). When enabled, DCP functionality is disabled and both VCC and V− supply currents drop to <4µA max (ISD/IV-SD), reducing system standby power without losing wiper register contents. The wiper position remains intact in volatile WR registers, allowing immediate resumption of analog function upon exit from shut-down.
ISL22323WFV14Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.25V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±85ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22323WFV14Z FAQ
1.How can I place an order for ISL22323WFV14Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22323WFV14Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22323WFV14Z reliable?
The price and inventory of ISL22323WFV14Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22323WFV14Z is usually 5 days.
3.What payment methods are accepted for ISL22323WFV14Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22323WFV14Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22323WFV14Z?
ISL22323WFV14Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22323WFV14Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22323WFV14Z?
For technical support, including ISL22323WFV14Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22323WFV14Z requirements.
6.How does Aetrix verify that ISL22323WFV14Z is sourced from the original manufacturer or authorized distributors?
All ISL22323WFV14Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22323WFV14Z meets industry standards.
7.What is the process for return or replacement of ISL22323WFV14Z?
All ISL22323WFV14Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL22323WFV14Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22323WFV14Z part is unused and in its original packaging.
Return procedure for ISL22323WFV14Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22323WFV14Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

