Renesas ISL22326WFV14Z
- Part No.:
- ISL22326WFV14Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22326WFV14Z.pdf
- Description:
- IC DGT POT 10KOHM 128TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:506
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22326WFV14Z from Renesas Electronics is a dual digitally controlled potentiometer (XDCP™) IC with non-volatile wiper storage, 128-tap resolution per channel, I²C interface, and 14-lead TSSOP package. It operates from 2.7V to 5.5V, delivers 70Ω typical wiper resistance at 3.3V, and supports shutdown mode with ≤5µA current. It serves as programmable voltage divider or rheostat in precision analog trimming circuits.
For engineers reviewing the ISL22326WFV14Z datasheet, ISL22326WFV14Z pinout, ISL22326WFV14Z application, or ISL22326WFV14Z equivalent, key selection considerations include dual-channel monotonicity (±1 LSB INL), end-to-end resistance options (10kΩ/50kΩ), non-volatile recall timing (≤3ms), I²C address flexibility (3-pin selectable, up to 8 devices/bus), and shutdown behavior (RH–RL open, RW shorted to RL).
Technical Context
The ISL22326WFV14Z integrates two independent 7-bit (128-tap) resistor arrays with CMOS switch-based wiper control, each backed by volatile Wiper Registers (WR) and non-volatile Initial Value Registers (IVR). Power-up automatically loads IVR contents into WRs, enabling repeatable startup positions without host intervention.
Its I²C slave interface supports standard-mode (≤400kHz) operation with open-drain SDA/SCL, three address pins (A0–A2), and integrated make-before-break switching to prevent glitches during tap transitions. Shutdown is activated either via SHDN pin (active-low) or ACR register bit, placing RH–RL in open-circuit and RW–RL in short-circuit configuration while preserving register accessibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ (W option) or 50kΩ (U option); defines full-scale analog range for voltage division or current limiting. |
| Resolution | 128 taps (7-bit); enables fine-grained adjustment with 0.78% step size across full resistance range. |
| Wiper Resistance | 70Ω typical at VCC = 3.3V; directly impacts signal path insertion loss and loading in low-impedance circuits. |
| INL / DNL | ±1 LSB / ±0.5 LSB (voltage divider mode); ensures monotonic response critical for closed-loop calibration. |
| Non-volatile Endurance | 1,000,000 write cycles per register; supports field reconfiguration over product lifetime without wear-out risk. |
| Temperature Range | −40°C to +125°C (extended industrial); validated for automotive cabin, industrial PLC, and motor control environments. |
| Shutdown Current | ≤5µA at +85°C; enables ultra-low-power sleep states in battery-backed or energy-harvesting systems. |
Pinout & Package
ISL22326WFV14Z uses a 14-lead TSSOP package (JEDEC MO-153, 5.0mm × 4.4mm × 1.2mm). Pin 1 is VCC; pin 9 is GND; pins 3–5 and 10–12 serve dedicated DCP terminals; pins 2, 6–8, 13–14 handle I²C and addressing.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Power supply input | Supplies core logic and resistor array; must be decoupled locally due to dynamic switching current. |
| SHDN (Pin 2) | Active-low shutdown control | Hardware override for power gating; forces RH–RL open and RW–RL short regardless of ACR state. |
| RH0 (Pin 3) | High terminal, DCP0 | Fixed end of first potentiometer; connects to reference voltage or supply rail in voltage divider use. |
| RL0 (Pin 4) | Low terminal, DCP0 | Fixed end of first potentiometer; connects to ground or signal return in voltage divider use. |
| RW0 (Pin 5) | Wiper terminal, DCP0 | Movable output node; position set by WR0 register; used for feedback, gain control, or bias adjustment. |
| A2 (Pin 6) | I²C device address bit | LSB of 3-bit hardware address; sets unique slave address alongside A1/A0 for multi-device bus sharing. |
| SCL (Pin 7) | I²C clock input | Open-drain input requiring external pull-up; synchronizes all register read/write transfers. |
| SDA (Pin 8) | I²C bidirectional data line | Open-drain I/O; carries address, command, and data; requires external pull-up and bus arbitration support. |
| GND (Pin 9) | Ground reference | Analog and digital common return; must be low-impedance and separated from noisy digital planes if possible. |
| RW1 (Pin 10) | Wiper terminal, DCP1 | Second independent wiper; enables dual-loop control (e.g., gain + offset, VCO tuning + bias). |
| RL1 (Pin 11) | Low terminal, DCP1 | Fixed low end of second potentiometer; may share GND with RL0 or use isolated reference. |
| RH1 (Pin 12) | High terminal, DCP1 | Fixed high end of second potentiometer; may share VCC with RH0 or use separate reference. |
| A0 (Pin 13) | I²C device address bit | MSB of 3-bit hardware address; allows up to eight ISL22326 devices on same I²C bus. |
| A1 (Pin 14) | I²C device address bit | Mid-bit of 3-bit hardware address; completes address mapping with A0 and A2. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent DCPs | Enables simultaneous, uncorrelated analog adjustments-e.g., differential amplifier gain and common-mode bias. |
| Non-volatile wiper recall | Eliminates boot-time host initialization; restores last calibrated setting within ≤3ms after VCC rise above 2.0V. |
| Make-before-break switching | Prevents open-circuit glitches during tap changes-critical for stable feedback loops and audio volume control. |
| Configurable end-to-end resistance | Factory-set 10kΩ (W) or 50kΩ (U) option; selects optimal trade-off between resolution, power, and noise floor. |
| I²C address flexibility | Three hardware-selectable address bits allow stacking up to eight units on one bus without software remapping. |
| Extended temperature operation | Validated performance from −40°C to +125°C ensures reliability in under-hood, factory-floor, and outdoor deployments. |
Applications
| Audio Signal Level Control | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Programmable volume control in automotive infotainment head units with automatic power-on level recall. IC Role / Device Role / Timing Role: Dual-channel XDCP acts as stereo attenuator; RH0/RH1 tied to DAC output, RL0/RL1 grounded, RW0/RW1 feed amplifier inputs. Use Value: Eliminates mechanical potentiometers and manual calibration; 128-step resolution provides <1dB steps; non-volatile memory retains user preference across ignition cycles. |
Use Scenario: Factory-trimmed offset/gain compensation for pressure transducers in hydraulic control valves. IC Role / Device Role / Timing Role: ISL22326WFV14Z configured as two independent rheostats-one for zero-adjust, one for span-adjust-driven by production test system via I²C. Use Value: Enables one-time digital calibration stored permanently; eliminates laser trimming cost and post-assembly drift; ±1 LSB INL ensures <0.1% full-scale accuracy. |
| Programmable Power Supply Feedback | Motor Drive Current Sensing Offset |
|
Use Scenario: Adjustable output voltage setting in isolated DC–DC converters for FPGA core rails. IC Role / Device Role / Timing Role: Single DCP (DCP0) replaces fixed resistor in TL431-based feedback divider; RH0 = VOUT, RL0 = GND, RW0 = REF pin. Use Value: Allows firmware-controlled voltage scaling (e.g., 0.8V–1.2V) without hardware change; 10kΩ option minimizes load on REF pin and improves transient response. |
Use Scenario: Nulling thermal drift in shunt-based motor phase current sensing before ADC input. IC Role / Device Role / Timing Role: DCP1 used as precision offset null in instrumentation amplifier stage; RW1 injects correction voltage into summing node. Use Value: Compensates for amplifier input offset and shunt tempco over −40°C to +125°C; 70Ω wiper resistance avoids gain error in high-Z nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 256-tap DCP, 10kΩ, SPI interface, 16-lead TSSOP; no non-volatile recall on power-up. | Requires host MCU to reinitialize wiper position at boot; unsuitable for standalone recalibration. | Choose when SPI is preferred over I²C and single-channel operation suffices; verify host can manage boot-time restore. |
| MCP45HV51-103E/ST | Dual 128-tap DCP, 10kΩ, I²C, 14-lead TSSOP; supports 12V tolerant DCP pins but lacks shutdown mode. | No hardware SHDN pin or register-controlled shutdown; higher VDD max (12V) but no low-power sleep state. | Choose for high-voltage analog paths (>5.5V) where shutdown is unnecessary; avoid if µA-level standby current is required. |
Compared with ISL22326WFV14Z, AD5242BRUZ10 offers higher resolution but lacks dual channels and non-volatile recall, while MCP45HV51-103E/ST supports higher DCP voltages but omits shutdown capability-making ISL22326WFV14Z optimal for dual-rail, low-power, self-recalling industrial trimming.
Availability
ISL22326WFV14Z is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply feedback, and motor drive current sensing offset applications requiring stable component supply, long-term parametric consistency, and extended temperature operation.
Supply support for ISL22326WFV14Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and IoT markets.
The ISL22326WFV14Z belongs to Renesas' XDCP™ family of digitally controlled potentiometers, engineered for precision analog trimming in harsh environments where mechanical potentiometers fail-emphasizing non-volatility, monotonicity, and extended temperature reliability.
FAQ
What is the default wiper position of ISL22326WFV14Z at power-up before non-volatile recall?
At initial power-on, before IVR contents are loaded, all wiper registers (WR0 and WR1) reset to 40h (64 decimal), positioning each wiper near the electrical midpoint of its respective resistor array. This occurs within microseconds of VCC crossing POR threshold. The ISL22326WFV14Z then recalls the stored IVR values into WRs within ≤3ms, finalizing the calibrated startup position.
Can ISL22326WFV14Z operate with VCC = 2.5V?
No. ISL22326WFV14Z has a minimum recommended VCC of 2.7V per datasheet Section 2.2. Operation below 2.7V risks unreliable I²C communication, incomplete non-volatile recall, and undefined wiper behavior. The absolute minimum rating is −0.3V to +6V, but functional operation is only guaranteed from 2.7V to 5.5V. Using 2.5V violates the recommended operating conditions for ISL22326WFV14Z.
Does ISL22326WFV14Z support simultaneous update of both DCP channels?
No. The ISL22326WFV14Z does not support atomic dual-channel write. Each wiper register (WR0 at address 0x00, WR1 at address 0x01) must be written individually via separate I²C transactions. There is no broadcast or group-write command. To minimize timing skew, users should execute writes back-to-back with minimal delay and confirm completion via ACK polling before relying on synchronized behavior of ISL22326WFV14Z.
How does shutdown mode affect the analog terminals of ISL22326WFV14Z?
In shutdown mode (SHDN pin low or ACR[6] = 0), ISL22326WFV14Z opens the connection between RH and RL terminals of both DCPs, while shorting each RW terminal to its corresponding RL terminal. This isolates the resistor arrays from signal paths and prevents leakage through unused taps. The I²C interface remains fully accessible, allowing register reads/writes-including IVR updates-without exiting shutdown.
Is the 10kΩ resistance option of ISL22326WFV14Z indicated by the 'W' in the part number?
Yes. Per Renesas ordering information (Datasheet Page 18), the suffix 'W' in ISL22326WFV14Z denotes the 10kΩ total resistance option (RTOTAL = 10kΩ ±20%). The alternate 'U' suffix indicates 50kΩ. This resistance value is factory-programmed and cannot be changed in-circuit. The 'FV14Z' portion specifies the 14-lead TSSOP package, RoHS-compliant, and tape-and-reel packaging for ISL22326WFV14Z.
ISL22326WFV14Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±50ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22326WFV14Z FAQ
1.How can I place an order for ISL22326WFV14Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22326WFV14Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22326WFV14Z reliable?
The price and inventory of ISL22326WFV14Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22326WFV14Z is usually 5 days.
3.What payment methods are accepted for ISL22326WFV14Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22326WFV14Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22326WFV14Z?
ISL22326WFV14Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22326WFV14Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22326WFV14Z?
For technical support, including ISL22326WFV14Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22326WFV14Z requirements.
6.How does Aetrix verify that ISL22326WFV14Z is sourced from the original manufacturer or authorized distributors?
All ISL22326WFV14Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22326WFV14Z meets industry standards.
7.What is the process for return or replacement of ISL22326WFV14Z?
All ISL22326WFV14Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL22326WFV14Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22326WFV14Z part is unused and in its original packaging.
Return procedure for ISL22326WFV14Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22326WFV14Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

