My Inquiry
My Account
Renesas ISL22346UFV20Z-TK
- Part No.:
- ISL22346UFV20Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22346UFV20Z-TK.pdf
- Description:
- IC DGT POT 50KOHM 128TAP 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,074
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22346UFV20Z-TK from Renesas (formerly Intersil) is a quad digitally controlled potentiometer (XDCP™) with I²C interface, 128-tap resolution, non-volatile initial value storage, and 50 kΩ end-to-end resistance per channel. It operates from 2.7V to 5.5V, supports -40°C to +125°C, and delivers ±0.5 LSB DNL in voltage divider mode - used for precision gain/offset trimming in industrial sensor signal conditioning circuits.
For engineers reviewing the ISL22346UFV20Z-TK datasheet, ISL22346UFV20Z-TK pinout, ISL22346UFV20Z-TK application, or ISL22346UFV20Z-TK equivalent, key selection criteria include I²C address configurability (A0–A2), shutdown current ≤5 µA, wiper resistance ≤200 Ω, monotonicity across all 128 taps, and TSSOP-20 package compatibility with high-temp automotive and industrial PCB layouts.
Technical Context
The ISL22346UFV20Z-TK integrates four independent resistor arrays-each composed of 128 matched CMOS-switched resistive elements-with dedicated volatile Wiper Registers (WR0–WR3) and non-volatile Initial Value Registers (IVR0–IVR3). Its "make-before-break" switching ensures glitch-free wiper transitions during tap changes.
It implements full I²C slave functionality (7-bit address, 400 kHz max clock), supports dual-access mode via Access Control Register (ACR), and recalls IVR contents to WRs at power-up. Shutdown mode disconnects RH terminals and shorts RW to RL while preserving register access over I²C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Four independent DCPs - enables simultaneous analog tuning of multiple signal paths without discrete component duplication. |
| Resolution | 128 taps (7-bit WR) - provides 0.78% step resolution for fine-grained calibration of sensor offsets or amplifier gains. |
| End-to-end resistance | 50 kΩ ±20% - matches standard feedback network values for op-amp configurations and avoids external scaling resistors. |
| Wiper resistance | 70 Ω typical @ 3.3 V - minimizes loading error in high-impedance voltage divider applications. |
| I²C interface | 400 kHz max, 3 address pins (A0–A2) - allows up to eight devices on one bus, simplifying multi-channel system calibration architecture. |
| Non-volatile endurance | 1,000,000 write cycles - supports field recalibration over product lifetime without EEPROM wear-out concerns. |
| Shutdown current | ≤5 µA @ +85°C - enables low-power sleep modes in battery-backed instrumentation without sacrificing reconfigurability. |
Pinout & Package
ISL22346UFV20Z-TK uses a Pb-free 20-lead TSSOP package (M20.173), 6.5 mm × 4.4 mm × 1.2 mm, with exposed pad internally connected to GND. Thermal resistance θJA = 95°C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| RH0–RH3 | High terminal per DCP channel | Fixed end of resistor array; connects to VCC or reference voltage in voltage divider mode. |
| RL0–RL3 | Low terminal per DCP channel | Fixed end of resistor array; connects to GND or signal return in voltage divider mode. |
| RW0–RW3 | Wiper terminal per DCP channel | Movable tap output; position set by WR register; drives op-amp inputs or bias nodes directly. |
| SCL / SDA | I²C clock/data bidirectional lines | Open-drain interface requiring external pull-ups; compatible with standard microcontroller I²C peripherals. |
| A0–A2 | I²C slave address inputs | Set bits [2:0] of 7-bit address; enable up to eight ISL22346 devices on shared bus without software arbitration. |
| SHDN | Active-low hardware shutdown control | Physically opens RH path and shorts RW to RL; retains register state and I²C accessibility during shutdown. |
| VCC / GND | Power supply and ground | Supports 2.7–5.5 V operation; decoupling capacitor required near VCC pin for noise-sensitive analog use. |
Key Features
| Feature | Design Value |
|---|---|
| Quad DCP integration | Reduces board space vs. four discrete digital pots; eliminates inter-channel matching drift in multi-loop control systems. |
| Non-volatile IVR storage | Preserves factory or field-calibrated settings across power cycles - no boot-time host initialization required. |
| ±0.5 LSB DNL (voltage divider) | Ensures monotonic transfer function for closed-loop feedback stability and avoids code-dependent gain errors. |
| Make-before-break switching | Prevents open-circuit glitches during wiper movement - critical for bias networks feeding sensitive analog front-ends. |
| Extended temperature range | -40°C to +125°C operation validated - suitable for under-hood automotive sensors and industrial motor drive feedback loops. |
Applications
| Industrial Sensor Calibration | Programmable Gain Amplifier |
|---|---|
|
Use Scenario: Calibrating offset and span of RTD or thermocouple signal chains in PLC analog input modules. IC Role / Device Role / Timing Role: Quad DCP adjusts individual channel zero/gain trims stored in non-volatile registers; I²C interface enables host MCU to load calibration coefficients at startup. Use Value: Eliminates manual potentiometers and reduces calibration labor; maintains accuracy over temperature (-40°C to +125°C) with ±80 ppm/°C end-to-end TCR. |
Use Scenario: Setting precise closed-loop gain in programmable instrumentation amplifiers for medical ECG front-ends. IC Role / Device Role / Timing Role: One DCP configures feedback resistor ratio; others trim input bias and common-mode voltage; all updated dynamically via I²C during mode changes. Use Value: Achieves <±0.5 LSB INL across 128 taps, enabling 12-bit effective resolution without external DACs or op-amp reconfiguration. |
| Automotive Cabin Climate Control | Factory-Configurable Power Supply Trim |
|
Use Scenario: Adjusting fan speed ramp rates and temperature setpoint hysteresis in HVAC control units. IC Role / Device Role / Timing Role: DCPs replace mechanical trimpots for production-line tuning of PID loop parameters; IVRs retain final values after firmware flash. Use Value: Supports AEC-Q100 stress testing; shutdown mode draws ≤5 µA during vehicle sleep states while preserving trim settings. |
Use Scenario: Fine-tuning output voltage of isolated DC-DC converters in telecom power shelves before shipment. IC Role / Device Role / Timing Role: DCP acts as adjustable feedback divider; non-volatile IVR stores final trim value; host processor writes once during test, then disables I²C. Use Value: Enables ±0.5% output accuracy without laser trimming; 50-year data retention at <+55°C ensures long-term BOM stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10 kΩ DCP, SPI interface, 256 taps, no non-volatile storage | Lacks auto-recall at power-up; requires host MCU to reload settings; higher resolution but lower resistance tolerance (±30%) | Choose when SPI-native host exists and recalibration at boot is acceptable; avoid where power-loss resilience is mandatory. |
| MCP42050-I/SL | Dual 50 kΩ DCP, SPI interface, 256 taps, volatile-only wiper registers | Half the channel count; no IVR; requires external EEPROM for persistent settings; 10 µA standby current | Use for cost-sensitive dual-channel designs where I²C bus loading must be minimized; not drop-in for quad-channel or NV-reliant systems. |
Compared with AD5204BRUZ10 and MCP42050-I/SL, the ISL22346UFV20Z-TK uniquely combines quad-channel count, I²C compatibility, 50 kΩ resistance, and guaranteed non-volatile recall - making it optimal for space-constrained, high-reliability industrial calibrations where post-power-up configuration latency must be zero.
Availability
ISL22346UFV20Z-TK is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable gain amplification, and automotive climate control systems requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ISL22346UFV20Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains its precision analog portfolio, emphasizing high-reliability, extended-temperature ICs for industrial and automotive markets.
The ISL22346UFV20Z-TK belongs to Renesas' XDCP™ digitally controlled potentiometer family, designed specifically for replacing mechanical trimpots in automated calibration, closed-loop control, and field-programmable analog signal conditioning systems.
FAQ
What is the maximum I²C clock frequency supported by the ISL22346UFV20Z-TK?
The ISL22346UFV20Z-TK supports standard-mode I²C up to 400 kHz, as specified in the datasheet's Serial Interface Specifications table. This allows reliable communication with most microcontrollers without requiring high-speed mode hardware or timing adjustments. The device meets all setup/hold time requirements at this rate, including tSU:STA ≥600 ns and tLOW ≥1300 ns.
Does the ISL22346UFV20Z-TK retain wiper settings after power cycling?
Yes - the ISL22346UFV20Z-TK automatically loads the contents of its non-volatile Initial Value Registers (IVRs) into the corresponding volatile Wiper Registers (WRs) at power-up, provided VCC exceeds the 2.0 V power-on recall threshold. This ensures repeatable analog behavior without host intervention.
Can the ISL22346UFV20Z-TK operate from a 2.7 V supply?
Yes, the ISL22346UFV20Z-TK is fully specified for operation from 2.7 V to 5.5 V. At 2.7 V, it maintains ±0.5 LSB DNL in voltage divider mode and supports full I²C functionality, though wiper resistance rises to ~100 Ω and shutdown current increases slightly versus 3.3 V operation.
How many devices can share the same I²C bus with the ISL22346UFV20Z-TK?
Up to eight ISL22346UFV20Z-TK devices can coexist on a single I²C bus using the three hardware address pins A0, A1, and A2. Each combination of logic levels on these pins sets a unique 3-bit address segment, allowing distinct 7-bit slave addresses (1010xxxR/W format) without software address remapping.
What is the wiper resistance specification for the ISL22346UFV20Z-TK?
The ISL22346UFV20Z-TK specifies wiper resistance as 70 Ω typical and 200 Ω maximum at VCC = 3.3 V. This low on-resistance minimizes insertion error in voltage divider configurations and ensures predictable loading effects when driving op-amp inputs or ADC reference nodes.
ISL22346UFV20Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±80ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22346UFV20Z-TK FAQ
1.How can I place an order for ISL22346UFV20Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22346UFV20Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22346UFV20Z-TK reliable?
The price and inventory of ISL22346UFV20Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22346UFV20Z-TK is usually 5 days.
3.What payment methods are accepted for ISL22346UFV20Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22346UFV20Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22346UFV20Z-TK?
ISL22346UFV20Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22346UFV20Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22346UFV20Z-TK?
For technical support, including ISL22346UFV20Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22346UFV20Z-TK requirements.
6.How does Aetrix verify that ISL22346UFV20Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL22346UFV20Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22346UFV20Z-TK meets industry standards.
7.What is the process for return or replacement of ISL22346UFV20Z-TK?
All ISL22346UFV20Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL22346UFV20Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22346UFV20Z-TK part is unused and in its original packaging.
Return procedure for ISL22346UFV20Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22346UFV20Z-TK Tags
-
MCP4018T-103E/LT
Microchip Technology
-
MCP4018T-503E/LT
Microchip Technology
-
MCP4011T-103E/SN
Microchip Technology
-
MCP4018T-104E/LT
Microchip Technology
-
MCP4017T-503E/LT
Microchip Technology
-
MCP4018T-502E/LT
Microchip Technology
-
MCP4017T-103E/LT
Microchip Technology
-
MCP4531T-103E/MF
Microchip Technology
-
MCP4021T-202E/SN
Microchip Technology
-
MCP4023T-103E/CH
Microchip Technology
-
MCP4022T-503E/CH
Microchip Technology
-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
