Renesas ISL22346WFV20Z-TK
- Part No.:
- ISL22346WFV20Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL22346WFV20Z-TK.pdf
- Description:
- IC DGT POT 10KOHM 128TAP 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL22346WFV20Z-TK from Renesas Electronics (formerly Intersil) is a quad digitally controlled potentiometer (XDCP™) with I²C interface, 128-tap resolution, 10 kΩ end-to-end resistance, and non-volatile wiper position storage. It operates from 2.7V to 5.5V, supports shutdown mode (≤5 µA), and is packaged in a 20-lead TSSOP for precision analog trimming in sensor signal conditioning and power supply feedback loops.
For engineers reviewing the ISL22346WFV20Z-TK datasheet, ISL22346WFV20Z-TK pinout, ISL22346WFV20Z-TK application, or ISL22346WFV20Z-TK equivalent, key selection criteria include I²C address configurability (A0–A2), wiper resistance (70 Ω typ. @ 3.3V), voltage divider linearity (±1 LSB INL), DCP-to-DCP matching (±2 LSB), and extended industrial temperature range (−40°C to +125°C).
Technical Context
The ISL22346WFV20Z-TK integrates four independent 128-tap DCPs on a monolithic CMOS die, each with volatile Wiper Register (WR) and non-volatile Initial Value Register (IVR). Wiper position is updated via I²C commands (slave address bits A2–A0), and power-up recalls IVR contents to WRs. The device implements "make-before-break" switching to prevent open-circuit glitches during tap transitions.
It supports dual operating modes: voltage divider (RH–RL–RW) and rheostat (RW–RL or RW–RH), with guaranteed monotonicity and ratiometric temperature coefficient of ±4 ppm/°C. Shutdown is activated either by logic-low SHDN pin or ACR register bit, placing all DCPs in high-impedance end-to-end open circuit while retaining I²C accessibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10 kΩ - defines full-scale adjustment range in feedback networks and gain-setting circuits. |
| Resolution | 128 taps (7-bit) - enables fine-grained analog tuning with 0.78% step size per tap. |
| Wiper Resistance | 70 Ω typical @ 3.3V - minimizes insertion error in low-impedance signal paths. |
| I²C Interface | Standard-mode (400 kHz), 3 address pins (up to 8 devices/bus) - simplifies multi-potentiometer system integration without bus contention. |
| Non-volatile Endurance | 1,000,000 write cycles - ensures long-term reliability in field-updatable calibration applications. |
| Temperature Range | −40°C to +125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment embedded systems. |
| Shutdown Current | ≤5 µA @ +85°C - enables ultra-low-power operation in battery-backed or energy-sensitive designs. |
Pinout & Package
Package: 20-lead TSSOP (M20.173), RoHS-compliant, Pb-free matte tin finish. Thermal pad not present (unlike TQFN variant); no thermal land required.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH0–RH3 | High terminal of DCP0–DCP3 | Fixed end of resistor array; connects to VCC or reference voltage in voltage divider mode. |
| RL0–RL3 | Low terminal of DCP0–DCP3 | Fixed end of resistor array; connects to GND or signal return in voltage divider mode. |
| RW0–RW3 | Wiper terminal of DCP0–DCP3 | Movable contact; output node whose voltage/resistance is digitally programmable across 128 positions. |
| SCL / SDA | I²C clock / bidirectional data | Open-drain interface requiring external pull-ups; supports standard-mode timing (tLOW ≥1300 ns, fSCL ≤400 kHz). |
| A0–A2 | I²C slave address inputs | Set 3 LSBs of 7-bit address; enable up to eight ISL22346 devices on same I²C bus without address conflict. |
| SHDN | Active-low shutdown control | Puts all DCPs into open-circuit RH–RL state and shorts RW to RL; retains register contents and I²C responsiveness. |
| VCC / GND | Power supply / ground | Operates from 2.7V–5.5V; decoupling capacitor (0.1 µF) recommended at VCC pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Quad DCP integration | Four independent 10 kΩ, 128-tap potentiometers in single 20-pin TSSOP - reduces board space and BOM count vs discrete solutions. |
| Non-volatile wiper recall | Automatic reload of IVR values to WRs at power-up - eliminates boot-time calibration and ensures repeatable startup behavior. |
| Low-noise wiper switching | "Make-before-break" architecture - prevents momentary open-circuit or short-circuit events during tap changes, critical for stable feedback loops. |
| High-precision matching | DCP-to-DCP resistance matching ±2 LSB - enables accurate multi-channel gain/offset balancing in instrumentation amplifiers and ADC front-ends. |
| Extended temp. qualification | Specified over −40°C to +125°C with ±50 ppm/°C end-to-end TCR - supports automotive and industrial applications without derating. |
Applications
| Motor Control Feedback | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Adjusting gain and offset of current-sense amplifier in BLDC motor driver to compensate for shunt resistor tolerance and temperature drift. IC Role / Device Role / Timing Role: Quad DCP provides independent, non-volatile trim for four separate analog signal paths (U/V/W phases + DC bus), synchronized via single I²C bus. Use Value: Eliminates manual potentiometer tuning; enables factory calibration stored in IVRs and field updates via WR writes without hardware change. |
Use Scenario: Calibrating zero-point and span of 4–20 mA pressure transmitters across production batches and temperature ranges. IC Role / Device Role / Timing Role: Acts as programmable resistor in Wheatstone bridge excitation and op-amp gain-setting networks, with I²C access for automated test equipment. Use Value: Achieves <±0.1% full-scale accuracy using DNL/INL ≤±0.5 LSB and DCP matching ±2 LSB, reducing calibration time by >70%. |
| Programmable Power Supply | Audio Signal Processing |
|
Use Scenario: Digitally setting output voltage and current limit thresholds in isolated DC-DC converters used in telecom and server PSUs. IC Role / Device Role / Timing Role: Configures feedback divider ratio (VOUT trim) and current-sense amplifier gain (IOUT limit) with independent DCP channels. Use Value: Enables dynamic reconfiguration via firmware; shutdown mode (<5 µA) preserves configuration during standby without auxiliary power. |
Use Scenario: Implementing digital volume control and tone adjustment in professional audio mixers with minimal THD+N degradation. IC Role / Device Role / Timing Role: Replaces mechanical pots in analog signal path; wiper resistance (70 Ω) and low capacitance (10 pF) preserve bandwidth and SNR. Use Value: Delivers <−100 dB THD+N at 1 kHz due to low wiper resistance and monotonic taper, avoiding zipper noise in real-time adjustments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 2-channel, 256-tap, SPI interface, 10 kΩ, ±30% resistance tolerance, no non-volatile recall | Lacks automatic power-up initialization; requires host MCU to restore settings after reset | Choose when SPI is preferred and system-level initialization is acceptable |
| MCP42010-I/SL | Single-channel, 256-tap, SPI interface, 10 kΩ, 1.5x higher wiper resistance (100 Ω), 14-pin SOIC | Lower channel density and higher wiper R increase insertion error in precision dividers | Choose for cost-sensitive, low-channel-count designs where SPI compatibility exists |
Compared with AD5242BRUZ10 and MCP42010-I/SL, the ISL22346WFV20Z-TK offers superior integration (quad channels), guaranteed non-volatile recall, lower wiper resistance, and I²C address flexibility-making it optimal for compact, self-initializing analog tuning in multi-sensor or multi-rail systems.
Availability
ISL22346WFV20Z-TK is available at Aetrix Electronics and suitable for motor control feedback, industrial sensor calibration, programmable power supplies, and audio signal processing requiring stable component supply across automotive, industrial, and test equipment programs.
Supply support for ISL22346WFV20Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation, formed from the merger of NEC Electronics and Renesas Technology, is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The ISL22346 series belongs to Renesas' precision analog portfolio, designed specifically for replacing mechanical potentiometers in digitally calibrated systems where reliability, non-volatility, and multi-channel integration are critical.
FAQ
What is the default wiper position of ISL22346WFV20Z-TK at power-up?
At initial power-on before non-volatile recall completes, all four wiper registers (WR0–WR3) reset to 0x40 (64 decimal), positioning each wiper at mid-scale. Once VCC exceeds Vpor (2.0–2.6 V), the device loads the stored IVR values into the corresponding WRs-so the actual startup position depends on the last written IVR contents. The ISL22346WFV20Z-TK guarantees this recall occurs within 3 ms after VCC stabilization.
Can ISL22346WFV20Z-TK operate with a 1.8 V I²C bus?
No. The ISL22346WFV20Z-TK requires VCC between 2.7 V and 5.5 V, and its I²C interface (SCL/SDA) is referenced to VCC-not a separate IOVDD. Input thresholds are defined as VIH ≥ 0.7×VCC and VIL ≤ 0.3×VCC, so at 1.8 V supply, the minimum VIH would be 1.26 V, exceeding standard 1.8 V logic-high levels (typically 0.7×VDD = 1.26 V, but timing and noise margins become marginal). The ISL22346WFV20Z-TK is not rated for 1.8 V operation.
How does shutdown mode affect the ISL22346WFV20Z-TK's DCP terminals?
In shutdown mode (activated by SHDN pin low or ACR[6] = 0), each DCP disconnects its RH terminal from the resistor string and shorts its RW terminal to RL-creating an open-circuit between RH and RL while grounding RW. This prevents current flow through the potentiometer and eliminates loading effects on external circuits. The ISL22346WFV20Z-TK maintains full I²C register access and retains all WR/IVR values during shutdown.
What is the maximum capacitive load the ISL22346WFV20Z-TK SDA/SCL lines can drive?
The ISL22346WFV20Z-TK specifies a maximum total bus capacitance (Cb) of 400 pF for reliable 400 kHz I²C operation. This includes PCB trace capacitance, package parasitics (~10 pF per pin), and any attached devices. For Cb = 400 pF, the recommended pull-up resistor is ~2–2.5 kΩ; for lower capacitance (e.g., 40 pF), pull-ups up to 20 kΩ are acceptable. Exceeding 400 pF risks violating tR/tF timing limits and causing communication failures.
Does ISL22346WFV20Z-TK support write-protection of non-volatile registers?
No. The ISL22346WFV20Z-TK does not implement hardware or software write-protection for its non-volatile Initial Value Registers (IVRs). Any I²C master with valid address and write access can overwrite IVR0–IVR3. Designers must implement system-level safeguards (e.g., firmware checksums, secure boot validation, or external EEPROM locking) if permanent calibration data integrity is required. The ISL22346WFV20Z-TK relies on procedural control rather than embedded protection.
ISL22346WFV20Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±50ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL22346WFV20Z-TK FAQ
1.How can I place an order for ISL22346WFV20Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL22346WFV20Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL22346WFV20Z-TK reliable?
The price and inventory of ISL22346WFV20Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL22346WFV20Z-TK is usually 5 days.
3.What payment methods are accepted for ISL22346WFV20Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL22346WFV20Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL22346WFV20Z-TK?
ISL22346WFV20Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL22346WFV20Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL22346WFV20Z-TK?
For technical support, including ISL22346WFV20Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL22346WFV20Z-TK requirements.
6.How does Aetrix verify that ISL22346WFV20Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL22346WFV20Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL22346WFV20Z-TK meets industry standards.
7.What is the process for return or replacement of ISL22346WFV20Z-TK?
All ISL22346WFV20Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL22346WFV20Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL22346WFV20Z-TK part is unused and in its original packaging.
Return procedure for ISL22346WFV20Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL22346WFV20Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

