Renesas ISL23318TFUZ-T7A
- Part No.:
- ISL23318TFUZ-T7A
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL23318TFUZ-T7A.pdf
- Description:
- IC DGT POT 100KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23318TFUZ-T7A from Renesas Electronics is a volatile, low-voltage, 128-tap digitally controlled potentiometer (XDCP™) with I²C interface, 10kΩ total resistance, 70Ω typical wiper resistance at 3.3V, and operation from 1.7V to 5.5V VCC and 1.2V to 5.5V VLOGIC. It serves as a precision programmable voltage divider or rheostat in battery-powered sensor trimming and power supply margining circuits.
For engineers reviewing the ISL23318TFUZ-T7A datasheet, ISL23318TFUZ-T7A pinout, ISL23318TFUZ-T7A application, or ISL23318TFUZ-T7A equivalent, key selection considerations include its dual-supply I²C compatibility (VLOGIC independent of VCC), mid-scale power-on default (64 tap), shutdown mode with RW–RL short, and guaranteed monotonicity in both voltage divider and rheostat modes across –40°C to +125°C.
Technical Context
The ISL23318TFUZ-T7A implements a resistor ladder with CMOS make-before-break wiper switches controlled by a volatile 7-bit Wiper Register (WR), directly accessible via I²C. Its architecture supports two operating modes: three-terminal voltage divider (RH–RW–RL) and two-terminal rheostat (RW–RL or RW–RH), with full-scale error ≤ –0.7 LSB and integral non-linearity ±0.15 LSB over temperature.
It features dedicated VLOGIC pin enabling direct connection to 1.2V–5.5V logic buses without level shifting, two address pins (A0/A1) supporting up to four devices per I²C bus, and shutdown mode that forces RH–RL open while internally connecting RW to RL through ~2kΩ. Power-on reset initializes WR to 0x40 (64 decimal), ensuring repeatable mid-scale startup behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - defines full-scale voltage division ratio and current-handling capability in rheostat mode |
| Wiper Resistance | 70Ω typical at VCC = 3.3V - limits insertion loss and signal distortion in precision analog paths |
| Supply Ranges | VCC = 1.7V–5.5V (analog), VLOGIC = 1.2V–5.5V (I²C) - enables mixed-voltage system integration without translators |
| Tap Count & Resolution | 128 taps (7-bit WR) - provides 0.78% step resolution for fine gain/offset adjustment |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive, industrial control, and extended-environment instrumentation |
| Shutdown Current | <2.8µA max - preserves battery life in always-on systems during idle periods |
| INL / DNL | ±0.15 LSB - ensures monotonic response critical for closed-loop calibration and feedback stability |
Pinout & Package
ISL23318TFUZ-T7A is packaged in a 10-lead UTQFN (2.1mm × 1.6mm, 0.5mm pitch), RoHS-compliant, with wettable flanks. Pinout matches the 10 Ld UTQFN configuration shown in Figure 1 (Page 2 of FN7887 Rev 1.00).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RL | DCP low terminal | Fixed end of resistor array; referenced to GND in voltage divider mode; used with RW in rheostat mode |
| RW | DCP wiper terminal | Movable contact position set by WR register; output node for adjustable voltage or resistance |
| RH | DCP high terminal | Fixed end of resistor array; connected to VCC in standard voltage divider; unused in rheostat mode |
| VCC | Analog power supply | Supplies internal DCP core and switch circuitry; sets maximum DCP terminal voltage range (0V to VCC) |
| GND | Ground reference | Common return for analog and digital domains; required for proper wiper voltage referencing |
| SCL | I²C clock input | Open-drain input requiring external pull-up; synchronizes all register read/write transfers |
| SDA | I²C bidirectional data | Open-drain I/O requiring external pull-up; carries address, command, and data bytes |
| A0, A1 | I²C slave address bits | Hardwired inputs (VLOGIC or GND) setting LSBs of 7-bit slave address; enable up to four devices on one bus |
| VLOGIC | I²C logic supply | Independent power rail for interface logic; allows 1.2V–5.5V bus compatibility regardless of VCC |
Key Features
| Feature | Design Value |
|---|---|
| Independent VLOGIC supply | Enables direct interfacing with 1.2V microcontrollers without level shifters, reducing BOM count and layout complexity |
| Volatile Wiper Register (WR) | Allows real-time dynamic adjustment of resistance ratio via I²C; retains last value through shutdown but resets on power cycle |
| Mid-scale power-on default | WR = 0x40 at startup ensures predictable initial output voltage (VCC/2) - critical for safe system initialization |
| Shutdown mode with RW–RL short | Internally connects wiper to low terminal via ~2kΩ during shutdown, preventing floating outputs and simplifying power sequencing |
| Monotonic performance | Guaranteed ±0.15 LSB INL/DNL across full temperature range ensures stable closed-loop behavior in feedback circuits |
Applications
| Gain Adjustment in Portable Instruments | Trimming Sensor Circuits |
|---|---|
Use Scenario: Calibrating gain of op-amp stages in handheld multimeters or portable gas analyzers powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Configurable voltage divider setting feedback network ratio; replaces mechanical trimpots subject to drift and vibration. Use Value: 10kΩ resistance and 70Ω wiper resistance minimize loading effects on high-impedance sensor front-ends while enabling precise 0.78% step adjustments. | Use Scenario: Compensating offset and sensitivity drift in MEMS accelerometers or RTD-based temperature transmitters deployed in industrial enclosures. IC Role / Device Role / Timing Role: Rheostat-mode adjustment of bridge excitation current or amplifier bias; operates across –40°C to +125°C without recalibration. Use Value: ±0.15 LSB INL and 70 ppm/°C end-to-end tempco ensure stable trim over temperature, eliminating field recalibration cycles. |
| Power Supply Margining | RF Power Amplifier Bias Compensation |
Use Scenario: Dynamically adjusting output voltage of DC–DC converters during production test to verify regulation tolerance and load transient response. IC Role / Device Role / Timing Role: Precision voltage divider feeding into error amplifier reference input; updated via I²C during automated test sequences. Use Value: 1.2V–5.5V VLOGIC support allows direct control from test controller's 1.8V or 3.3V GPIO, avoiding level-shifter delays and noise coupling. | Use Scenario: Stabilizing quiescent current in GaN HEMT driver stages across temperature and process variation in 5G base station RF modules. IC Role / Device Role / Timing Role: Two-terminal rheostat controlling gate bias voltage of RF transistor; adjusted in-system to maintain Class AB linearity. Use Value: Shutdown mode disables bias path while preserving last-set wiper position, enabling safe power cycling without re-trimming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Non-volatile EEPROM memory; 256 taps; SPI interface only; 10kΩ; higher wiper resistance (120Ω typ) | Requires no host initialization at power-up; suited for systems needing persistent settings across cycles | Select when retention of last wiper position after power loss is mandatory; avoid if I²C bus is required or ultra-low standby current (<2.8µA) is critical |
| MCP4017T-103E/MS | Volatile; 64 taps; I²C; 10kΩ; no VLOGIC pin (VDD only); higher tempco (350 ppm/°C) | Lacks independent logic supply; limited to same-voltage I²C buses; lower resolution reduces fine-tuning granularity | Select for cost-sensitive, single-supply designs where 64-tap resolution suffices and 1.2V logic compatibility is unnecessary |
Compared with AD5170BRMZ-10 and MCP4017T-103E/MS, the ISL23318TFUZ-T7A uniquely balances I²C flexibility with 1.2V logic compatibility, 128-tap resolution, and sub-3µA shutdown current-making it optimal for battery-constrained, multi-voltage embedded systems requiring repeatable mid-scale startup and monotonic analog tuning.
Availability
ISL23318TFUZ-T7A is available at Aetrix Electronics and suitable for battery-powered instrumentation, industrial sensor conditioning, and RF power management requiring stable component supply, extended temperature operation, and low-power I²C configurability.
Supply support for ISL23318TFUZ-T7A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The ISL23318 series belongs to Renesas' precision analog XDCP™ portfolio, designed specifically for replacing mechanical potentiometers in digitally calibrated systems demanding low noise, wide supply flexibility, and guaranteed monotonicity across harsh environments.
FAQ
What is the default wiper position of the ISL23318TFUZ-T7A at power-on?
The ISL23318TFUZ-T7A powers up with its volatile Wiper Register (WR) preset to 0x40 (64 decimal), placing the wiper at mid-scale - exactly halfway between RL and RH terminals. This ensures a known, repeatable output voltage (VCC/2 in standard voltage divider configuration) at system startup, critical for safe initialization of analog signal chains and feedback loops.
Does the ISL23318TFUZ-T7A support true 1.2V I²C bus operation?
Yes, the ISL23318TFUZ-T7A supports true 1.2V I²C bus operation via its dedicated VLOGIC pin, which accepts 1.2V to 5.5V. This allows direct connection to 1.2V microcontrollers or FPGAs without external level shifters. The device meets I²C timing specifications (tLOW, tHIGH, etc.) down to VLOGIC = 1.2V, as verified in the FN7887 datasheet Table "Serial Interface Specification".
Can the ISL23318TFUZ-T7A be used in rheostat mode, and what are the key specs in that configuration?
Yes, the ISL23318TFUZ-T7A supports rheostat mode (RW–RL or RW–RH). In this mode, it delivers ±0.15 LSB differential non-linearity, 0.3–1.0 MI offset error (depending on VCC), and 120 kHz –3dB bandwidth (10kΩ option). The wiper resistance remains 70Ω typical, and terminal voltage range stays 0V to VCC - enabling precise, low-distortion variable resistance for bias and current-setting applications.
What happens to the wiper position during shutdown mode of the ISL23318TFUZ-T7A?
In shutdown mode (SHDN bit = 0 in Access Control Register), the ISL23318TFUZ-T7A opens the RH–RL path and internally shorts RW to RL through a ~2kΩ resistor. Crucially, the current WR value is retained in volatile memory. Upon exit from shutdown, the wiper returns to its pre-shutdown position after ≤1.5µs settling time (tShdnRec), preserving calibration state without host intervention.
Is the ISL23318TFUZ-T7A RoHS-compliant and what package does it use?
Yes, the ISL23318TFUZ-T7A is RoHS-compliant and supplied in a 10-lead UTQFN package (2.1mm × 1.6mm, 0.5mm pitch) with NiPdAu (e4) termination. This package supports Pb-free reflow per J-STD-020, has MSL3 rating, and features wettable flanks for reliable automated optical inspection (AOI) of solder joints in high-volume manufacturing.
ISL23318TFUZ-T7A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 70ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23318TFUZ-T7A FAQ
1.How can I place an order for ISL23318TFUZ-T7A through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23318TFUZ-T7A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23318TFUZ-T7A reliable?
The price and inventory of ISL23318TFUZ-T7A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23318TFUZ-T7A is usually 5 days.
3.What payment methods are accepted for ISL23318TFUZ-T7A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23318TFUZ-T7A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23318TFUZ-T7A?
ISL23318TFUZ-T7A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23318TFUZ-T7A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23318TFUZ-T7A?
For technical support, including ISL23318TFUZ-T7A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23318TFUZ-T7A requirements.
6.How does Aetrix verify that ISL23318TFUZ-T7A is sourced from the original manufacturer or authorized distributors?
All ISL23318TFUZ-T7A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23318TFUZ-T7A meets industry standards.
7.What is the process for return or replacement of ISL23318TFUZ-T7A?
All ISL23318TFUZ-T7A units undergo pre-shipment inspection (PSI). If there is an issue with ISL23318TFUZ-T7A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23318TFUZ-T7A part is unused and in its original packaging.
Return procedure for ISL23318TFUZ-T7A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23318TFUZ-T7A Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

