Renesas ISL23318UFUZ
- Part No.:
- ISL23318UFUZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL23318UFUZ.pdf
- Description:
- IC DGTL POT 50KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23318UFUZ from Renesas Electronics is a volatile, low-voltage, I²C-compatible digitally controlled potentiometer (DCP) with 128 taps, 10kΩ total resistance, and operation from 1.7V to 5.5V VCC and 1.2V to 5.5V VLOGIC. It features 70Ω typical wiper resistance at 3.3V, ±0.15 LSB integral nonlinearity, and shutdown mode with <2.8µA max current. It serves as a precision voltage divider or rheostat in battery-powered sensor trimming and power supply margining.
For engineers reviewing the ISL23318UFUZ datasheet, ISL23318UFUZ pinout, ISL23318UFUZ application, or ISL23318UFUZ equivalent, key selection criteria include I²C address configurability (A0/A1), dual-supply independence (VLOGIC/VCC), mid-scale power-on default, and guaranteed monotonicity across -40°C to +125°C.
Technical Context
The ISL23318UFUZ implements a resistor ladder with CMOS switches in a monolithic CMOS IC, supporting both voltage divider (RH–RL–RW) and rheostat (RW–RL or RW–RH) configurations. Its 7-bit volatile Wiper Register (WR) directly controls tap position, with power-on reset to 64 (mid-scale).
It uses make-before-break switching for glitch-free wiper transitions and integrates an I²C interface with level-shifting logic powered by VLOGIC - enabling direct connection to 1.2V microcontrollers without external translators. Shutdown mode forces RH–RL open-circuit while shorting RW to RL via ~2kΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - defines full-scale range for gain/offset adjustment in analog signal paths |
| Taps | 128 - provides 7.8mV/LSB resolution in 5V span; enables fine-grained calibration |
| VLOGIC Range | 1.2V to 5.5V - allows direct interfacing with ultra-low-voltage MCUs without level shifters |
| Wiper Resistance | 70Ω typical at VCC = 3.3V - minimizes loading error in high-impedance feedback networks |
| INL / DNL | ±0.15 LSB - ensures monotonic response critical for closed-loop control and sensor linearization |
| Shutdown Current | <2.8µA max - extends battery life in always-on instrumentation with periodic calibration |
| Temp Range | -40°C to +125°C - supports automotive under-hood and industrial motor-control environments |
Pinout & Package
ISL23318UFUZ is packaged in a 10-lead UTQFN (2.1mm × 1.6mm, 0.5mm pitch), RoHS-compliant, with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VLOGIC (Pin 10) | I²C logic supply | Decouples bus voltage from analog supply; enables 1.2V MCU compatibility |
| SCL (Pin 6) | I²C clock input | Open-drain input requiring external pull-up; supports up to 400kHz standard-mode |
| SDA (Pin 1) | I²C bidirectional data | Open-drain I/O; transmits ACK/NACK and register data; requires pull-up |
| A0 / A1 (Pins 4, 3) | I²C slave address bits | Hardwired to GND or VLOGIC; configure one of four unique addresses on shared bus |
| RL (Pin 5) | DCP low terminal | Analog ground reference point in voltage divider; connected to RW in shutdown |
| RW (Pin 9) | Wiper output | Variable node position set by WR register; delivers programmable voltage or resistance |
| RH (Pin 8) | DCP high terminal | Analog VCC reference in voltage divider; disconnected in rheostat mode |
| VCC (Pin 7) | Analog power supply | 1.7V–5.5V range powers resistor array and wiper switches; independent of VLOGIC |
| GND (Pin 2) | Ground reference | Common return for analog and digital sections; must be low-impedance for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Independent VLOGIC supply | Enables direct 1.2V I²C interface without level shifters - reduces BOM count and layout complexity |
| Volatile Wiper Register (WR) | 7-bit register defaults to 64 (mid-scale) on power-up - ensures known startup state for safety-critical biasing |
| Shutdown mode | Opens RH–RL path and shorts RW–RL via ~2kΩ - isolates analog path while preserving last wiper setting |
| Guaranteed monotonicity | ±0.15 LSB DNL over full temperature range - eliminates step reversals in closed-loop tuning applications |
| Low wiper resistance | 70Ω typical at 3.3V - maintains accuracy in high-gain op-amp feedback networks (e.g., ISL28114-based references) |
Applications
| Gain Adjustment in Portable Instruments | Trimming Sensor Circuits |
|---|---|
Use Scenario: Calibrating gain of a low-power instrumentation amplifier in handheld multimeters or gas sensors. IC Role / Device Role / Timing Role: Voltage divider setting feedback ratio in op-amp configuration; updated only during factory calibration or user zero-adjust. Use Value: 128-tap resolution enables sub-0.8% gain steps; low 70Ω wiper resistance prevents gain drift due to loading. |
Use Scenario: Compensating offset and sensitivity drift in MEMS accelerometers or RTD bridges. IC Role / Device Role / Timing Role: Rheostat mode adjusts bridge balance or reference voltage; configured once per sensor unit during production test. Use Value: ±0.15 LSB INL ensures stable calibration across -40°C to +125°C; shutdown mode preserves trim during sleep cycles. |
| Power Supply Margining | RF Power Amplifier Bias Compensation |
Use Scenario: Dynamically adjusting output voltage of DC-DC converters during burn-in or system validation. IC Role / Device Role / Timing Role: Precision voltage divider feeding error amplifier reference input; updated via I²C under host controller command. Use Value: Dual-supply operation (1.2V VLOGIC / 5.5V VCC) allows integration into mixed-voltage PMIC test systems without translation. |
Use Scenario: Stabilizing quiescent current in GaN RF PAs subject to thermal drift across operating temperature. IC Role / Device Role / Timing Role: Rheostat controlling gate bias voltage; adjusted in real time based on temperature sensor feedback. Use Value: 10kΩ end-to-end resistance matches typical PA bias network impedance; 120kHz -3dB bandwidth supports slow thermal compensation loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Nonvolatile EEPROM memory; 256 taps; SPI interface; 10kΩ; higher 125ppm/°C TCR | Retains wiper setting after power loss; suited for unattended field equipment requiring persistent trim | Choose AD5170BRMZ-10 when nonvolatility and SPI compatibility outweigh I²C convenience and lower power |
| MCP4017T-103E/OT | Volatile; 64 taps; I²C; 10kΩ; no VLOGIC pin - requires VDD ≥ 2.5V for bus compatibility | Lacks independent logic supply; limited to systems with ≥2.5V I²C buses; smaller 6-pin SOT-23 package | Choose MCP4017T-103E/OT for space-constrained designs where 64-tap resolution and 2.5V+ bus voltage suffice |
Compared with AD5170BRMZ-10 and MCP4017T-103E/OT, the ISL23318UFUZ uniquely balances ultra-low-voltage I²C operation (1.2V), 128-tap resolution, and guaranteed monotonicity - making it optimal for battery-powered calibration where startup predictability and analog precision are prioritized over nonvolatility or footprint minimization.
Availability
ISL23318UFUZ is available at Aetrix Electronics and suitable for battery-powered instrumentation, sensor signal conditioning, power supply margining, and RF bias control requiring stable component supply across extended temperature ranges.
Supply support for ISL23318UFUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering high-performance analog, mixed-signal, and embedded processing solutions for industrial, automotive, and infrastructure markets.
The ISL23318UFUZ belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) family, designed specifically for precision, low-power, and wide-temperature analog trimming in resource-constrained embedded systems.
FAQ
What is the default wiper position of the ISL23318UFUZ at power-on?
The ISL23318UFUZ powers up with its volatile Wiper Register (WR) preset to 64 (0x40 hex), placing the wiper at mid-scale - i.e., 50% of the 10kΩ total resistance between RH and RL. This behavior is guaranteed across the full -40°C to +125°C operating range and ensures a known, safe startup state for biasing and gain-setting circuits using the ISL23318UFUZ.
Does the ISL23318UFUZ support true 1.2V I²C communication?
Yes - the ISL23318UFUZ features a dedicated VLOGIC pin that accepts 1.2V to 5.5V, enabling direct connection to 1.2V I²C masters without external level shifters. Its input thresholds scale with VLOGIC (VIH = 0.7×VLOGIC, VIL = 0.3×VLOGIC), and it drives SDA with rail-to-rail logic compatible down to 1.2V, confirming full functional interoperability at 1.2V bus voltage in the ISL23318UFUZ.
Can the ISL23318UFUZ be used in rheostat mode, and what are the key specifications in that configuration?
Yes - the ISL23318UFUZ supports rheostat mode by connecting only RW and RL (or RW and RH), leaving the third terminal unconnected. In this mode, it achieves ±0.15 MI differential nonlinearity and 0.3–1.0 MI zero-scale error (10kΩ option), with wiper resistance remaining 70Ω typical. The ISL23318UFUZ maintains monotonicity and operates across the full -40°C to +125°C range in rheostat configuration.
What happens to the wiper setting during shutdown mode of the ISL23318UFUZ?
In shutdown mode (SHDN bit = 0 in Access Control Register), the ISL23318UFUZ opens the RH–RL path and internally connects RW to RL via a ~2kΩ resistor. Crucially, the volatile Wiper Register contents are preserved - so upon exit from shutdown, the ISL23318UFUZ restores the exact prior tap position after a 1.5µs recall time, ensuring seamless resumption of analog control without reprogramming.
How many ISL23318UFUZ devices can share the same I²C bus, and how is addressing managed?
Up to four ISL23318UFUZ devices can operate on a single I²C bus, using pins A0 and A1 to configure the two least-significant bits of the 7-bit slave address. Each combination of A0/A1 (GND/GND, GND/VLOGIC, VLOGIC/GND, VLOGIC/VLOGIC) yields a unique address - allowing independent read/write access to each ISL23318UFUZ without hardware contention or software arbitration overhead.
ISL23318UFUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 85ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23318UFUZ FAQ
1.How can I place an order for ISL23318UFUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23318UFUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23318UFUZ reliable?
The price and inventory of ISL23318UFUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23318UFUZ is usually 5 days.
3.What payment methods are accepted for ISL23318UFUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23318UFUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23318UFUZ?
ISL23318UFUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23318UFUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23318UFUZ?
For technical support, including ISL23318UFUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23318UFUZ requirements.
6.How does Aetrix verify that ISL23318UFUZ is sourced from the original manufacturer or authorized distributors?
All ISL23318UFUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23318UFUZ meets industry standards.
7.What is the process for return or replacement of ISL23318UFUZ?
All ISL23318UFUZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL23318UFUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23318UFUZ part is unused and in its original packaging.
Return procedure for ISL23318UFUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23318UFUZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

