Renesas ISL23318UFUZ-TK
- Part No.:
- ISL23318UFUZ-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL23318UFUZ-TK.pdf
- Description:
- IC DGTL POT 50KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23318UFUZ-TK from Renesas Electronics is a volatile, low-voltage, 128-tap digitally controlled potentiometer (DCP) with I²C interface, 10kΩ total resistance, ±0.15 LSB integral nonlinearity, and operation from 1.7V to 5.5V VCC and 1.2V to 5.5V VLOGIC. It functions as a precision voltage divider or rheostat in trimming, gain control, and bias compensation circuits.
For engineers reviewing the ISL23318UFUZ-TK datasheet, ISL23318UFUZ-TK pinout, ISL23318UFUZ-TK application, or ISL23318UFUZ-TK equivalent, key selection considerations include its dual-supply I²C compatibility (VLOGIC independent of VCC), mid-scale power-on default (64 tap), shutdown mode with RW-to-RL shorting, and extended industrial temperature range (–40°C to +125°C).
Technical Context
The ISL23318UFUZ-TK implements a monolithic CMOS resistor ladder with CMOS wiper switches and integrated I²C interface logic. Its volatile Wiper Register (WR) is directly readable/writable over I²C, and wiper position changes use make-before-break switching to prevent open-circuit transients.
It supports up to four devices per I²C bus via hardwired A0/A1 address pins, operates down to 1.2V logic levels without level shifters, and features dedicated VLOGIC and VCC supplies enabling mixed-voltage system integration - e.g., 1.8V microcontroller interfacing with 3.3V analog signal paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - defines full-scale voltage division ratio and current-handling capability in rheostat mode |
| Wiper Resolution | 128 taps (7-bit WR) - enables 0.78% step resolution for fine analog adjustment |
| INL / DNL | ±0.15 LSB - ensures monotonicity and predictable linearity across all taps in voltage divider mode |
| VLOGIC Range | 1.2V to 5.5V - allows direct connection to low-voltage MCUs without external level translation |
| Shutdown Current | <2.8µA max - reduces system standby power when DCP is inactive |
| Operating Temp | –40°C to +125°C - qualified for under-hood automotive, industrial sensors, and harsh-environment power supplies |
| Wiper Resistance | 70Ω typical at VCC = 3.3V - minimizes loading error in high-impedance feedback networks |
Pinout & Package
ISL23318UFUZ-TK is packaged in a 10-lead UTQFN (2.1mm × 1.6mm, 0.5mm pitch), RoHS-compliant, with wettable flanks. Pinout matches the ISL23318WFRUZ series and is validated per Renesas FN7887 Rev 1.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RL | DCP low terminal | Fixed end of resistor string; referenced to GND in standard voltage divider configurations |
| RW | Wiper terminal | Movable contact point; output node for adjustable voltage or variable resistance between RL/RH |
| RH | DCP high terminal | Fixed end of resistor string; typically connected to VCC or reference voltage |
| VCC | Analog supply | Powers internal resistor array and analog circuitry; range 1.7V–5.5V |
| GND | Ground reference | Common return for analog and digital sections; must be low-impedance |
| SCL | I²C clock input | Open-drain input requiring external pull-up; controls timing of all serial transfers |
| SDA | I²C data I/O | Open-drain bidirectional line; carries address, register, and data bytes |
| A0, A1 | Slave address inputs | Hardwire LSBs of 7-bit I²C address; support up to four devices on one bus |
| VLOGIC | Digital supply | Independent logic supply (1.2V–5.5V); isolates I²C interface from analog rail |
Key Features
| Feature | Design Value |
|---|---|
| Volatile Wiper Register | Direct read/write access to 7-bit wiper position over I²C; no EEPROM wear-out or write latency |
| Independent VLOGIC Supply | Enables 1.2V I²C operation while VCC runs at 3.3V/5V - eliminates level-shifter components |
| Power-on Mid-scale Default | Wiper initializes to tap 64 (0x40) - prevents undefined output state at startup |
| Shutdown Mode | SHDN bit forces RH–RL open circuit and shorts RW to RL via ~2kΩ - safe state for power gating |
| Make-before-break Switching | Prevents momentary open-circuit during wiper transitions - avoids signal glitches in sensitive loops |
Applications
| Gain Adjustment in Battery-Powered Instruments | Trimming Sensor Circuits |
|---|---|
Use Scenario: Adjusting amplifier gain in portable multimeters or handheld analyzers powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Voltage-divider-mode DCP sets feedback ratio of op-amp; wiper position programmed once at calibration or dynamically during auto-ranging. Use Value: 10kΩ resistance and ±0.15 LSB INL ensure stable, repeatable gain accuracy across battery discharge (1.7V–4.2V VCC range) and temperature (–40°C to +125°C). | Use Scenario: Compensating offset and sensitivity drift in MEMS pressure or temperature sensor front-ends. IC Role / Device Role / Timing Role: Rheostat-mode DCP adjusts bridge excitation current or op-amp bias current to null sensor zero-point error. Use Value: Low 70Ω wiper resistance minimizes current-sense error; shutdown mode disables bias path during sleep cycles to extend battery life. |
| Power Supply Margining | RF Power Amplifier Bias Compensation |
Use Scenario: Fine-tuning output voltage of DC/DC converters during production test to meet tight tolerance specs (e.g., ±0.5% on 1.2V core rails). IC Role / Device Role / Timing Role: DCP replaces mechanical trimmer in feedback divider network of voltage-mode controller; adjusted via host MCU over I²C. Use Value: 128-tap resolution enables 9.8mV steps at 1.2V output; VLOGIC=1.8V compatibility allows direct interface to test-system FPGA I/O banks. | Use Scenario: Dynamically adjusting gate bias of GaN HEMT amplifiers in 5G base station transceivers to maintain linearity across temperature and aging. IC Role / Device Role / Timing Role: Rheostat-mode DCP sets current into bias FET; wiper updated in real time based on temperature sensor readings. Use Value: –40°C to +125°C rating and 70ppm/°C end-to-end tempco (10kΩ option) ensure stable bias point over full operating envelope. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Nonvolatile EEPROM storage; 256-tap resolution; SPI interface only; 10kΩ resistance | Requires no host initialization at power-up; unsuitable for high-write-cycle dynamic adjustment | Choose AD5170BRMZ-10 when persistent wiper setting is mandatory and SPI is available |
| MCP45HV51-103E/MS | High-voltage tolerant (up to 36V); I²C-compatible; 256-tap; 10kΩ; no VLOGIC pin | Supports higher DCP terminal voltages but lacks independent logic supply - requires level shifting for sub-1.8V MCUs | Choose MCP45HV51-103E/MS when DCP terminals exceed 5.5V or VLOGIC independence is not required |
Compared with AD5170BRMZ-10 and MCP45HV51-103E/MS, the ISL23318UFUZ-TK uniquely combines 1.2V I²C compatibility, volatile fast-write operation, and guaranteed monotonicity - making it optimal for battery-powered systems needing frequent, glitch-free wiper updates without EEPROM endurance concerns.
Availability
ISL23318UFUZ-TK is available at Aetrix Electronics and suitable for gain control in portable instrumentation, sensor trimming in automotive ECUs, and power supply margining in telecom infrastructure requiring stable component supply across extended temperature and voltage ranges.
Supply support for ISL23318UFUZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog power, and connectivity solutions for automotive, industrial, and IoT applications.
The ISL23318 product line delivers precision, low-power digitally controlled potentiometers optimized for battery-operated equipment and mixed-voltage systems where independent logic/analog supplies and wide temperature operation are critical.
FAQ
What is the default wiper position of the ISL23318UFUZ-TK at power-on?
The ISL23318UFUZ-TK powers up with its volatile Wiper Register (WR) preset to 0x40 (decimal 64), placing the wiper at mid-scale - exactly halfway between RL and RH. This behavior is guaranteed across all operating conditions and eliminates undefined output states during system startup, ensuring predictable initial gain or bias settings in the ISL23318UFUZ-TK.
Does the ISL23318UFUZ-TK support I²C communication below 1.8V logic levels?
Yes, the ISL23318UFUZ-TK supports I²C operation down to 1.2V via its dedicated VLOGIC pin, which accepts 1.2V to 5.5V. This allows direct interface with ultra-low-voltage microcontrollers (e.g., ARM Cortex-M0+ at 1.2V I/O) without external level shifters - a key differentiator confirmed in the FN7887 datasheet for the ISL23318UFUZ-TK.
What happens to the wiper position when the ISL23318UFUZ-TK enters shutdown mode?
In shutdown mode (SHDN bit = 0 in Access Control Register), the ISL23318UFUZ-TK opens the RH–RL path and internally shorts RW to RL through a ~2kΩ resistor. Crucially, the current wiper register value is retained, so upon exit from shutdown, the ISL23318UFUZ-TK restores the exact prior tap position after a 1.5µs recall time - preserving calibration state.
Can the ISL23318UFUZ-TK be used in rheostat mode, and what are the key specifications in that configuration?
Yes, the ISL23318UFUZ-TK supports rheostat mode (RW–RL or RW–RH). In this mode, it achieves ±0.15 MI differential nonlinearity and <1.0 MI zero-scale error (10kΩ option, VCC ≥2.7V), with wiper resistance remaining 70Ω typical. These values ensure accurate programmable current limiting or bias adjustment - verified in Table "RHEOSTAT MODE" of the ISL23318UFUZ-TK datasheet.
How many ISL23318UFUZ-TK devices can share the same I²C bus, and how is addressing managed?
Up to four ISL23318UFUZ-TK devices can share one I²C bus using hardwired A0 and A1 pins, which set the two LSBs of the 7-bit slave address. With A0/A1 combinations (00, 01, 10, 11), addresses 0x28–0x2B are assigned - enabling compact multi-channel trimming without address conflicts in the ISL23318UFUZ-TK design.
ISL23318UFUZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 85ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23318UFUZ-TK FAQ
1.How can I place an order for ISL23318UFUZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23318UFUZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23318UFUZ-TK reliable?
The price and inventory of ISL23318UFUZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23318UFUZ-TK is usually 5 days.
3.What payment methods are accepted for ISL23318UFUZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23318UFUZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23318UFUZ-TK?
ISL23318UFUZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23318UFUZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23318UFUZ-TK?
For technical support, including ISL23318UFUZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23318UFUZ-TK requirements.
6.How does Aetrix verify that ISL23318UFUZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL23318UFUZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23318UFUZ-TK meets industry standards.
7.What is the process for return or replacement of ISL23318UFUZ-TK?
All ISL23318UFUZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL23318UFUZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23318UFUZ-TK part is unused and in its original packaging.
Return procedure for ISL23318UFUZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23318UFUZ-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

