Renesas ISL23325TFVZ
- Part No.:
- ISL23325TFVZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL23325TFVZ.pdf
- Description:
- IC DGT POT 100KOHM 256TP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23325TFVZ from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with I²C interface, 100 kΩ total resistance, 14-lead TSSOP package, and extended industrial temperature range (–40°C to +125°C). It functions as two independent programmable resistive dividers or rheostats in analog signal conditioning circuits for precision trimming and bias control.
For engineers reviewing the ISL23325TFVZ datasheet, ISL23325TFVZ pinout, ISL23325TFVZ application, or ISL23325TFVZ equivalent, key selection considerations include its 100 kΩ end-to-end resistance, dual-channel wiper register control, VLOGIC-supported 1.2 V logic compatibility, shutdown mode behavior, and guaranteed monotonicity in voltage divider and rheostat modes.
Technical Context
The ISL23325TFVZ integrates two independent DCP cores on a single monolithic CMOS die, each with an 8-bit volatile wiper register (WR0/WR1), make-before-break switching, and direct I²C read/write access. Its resistor array uses precision-matched thin-film elements with ±2% end-to-end tolerance and 45 ppm/°C temperature coefficient (T option).
It supports dual supply domains: VCC (1.7 V to 5.5 V) powers analog circuitry and DCP terminals, while VLOGIC (1.2 V to 5.5 V) independently powers the I²C interface and internal level shifter-enabling direct connection to low-voltage microcontrollers without external translation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 100 kΩ - defines full-scale analog range for trimming, gain setting, and bias adjustment applications. |
| Tap Count | 256 - provides 8-bit resolution (≈0.39% step size) for fine-grained analog control. |
| Wiper Resistance | 70 Ω typical @ 3.3 V - minimizes loading error in high-impedance feedback paths. |
| Supply Range | VCC = 1.7–5.5 V; VLOGIC = 1.2–5.5 V - enables mixed-voltage system integration and ultra-low-power operation. |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive, industrial power supplies, and harsh-environment instrumentation. |
| Shutdown Current | ≤2 µA @ VCC/VLOGIC = 1.7 V - reduces system standby power in battery-powered devices. |
| Integral Non-linearity | ±0.15 LSB (voltage divider mode) - ensures accurate linear voltage scaling across full tap range. |
Pinout & Package
ISL23325TFVZ is housed in a RoHS-compliant, 14-lead TSSOP package (M14.173) with 0.65 mm pitch and exposed pad thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Common return path for analog and digital sections; must be low-impedance for noise immunity. |
| VLOGIC (Pin 2) | Digital supply input | Powers I²C interface and internal level shifter; sets logic thresholds independently of VCC. |
| SDA (Pin 3) | I²C bidirectional data line | Open-drain output requiring external pull-up; transmits ACK/NACK and register data. |
| SCL (Pin 4) | I²C clock input | Master-generated clock up to 400 kHz; synchronizes all register reads/writes and wiper updates. |
| A0–A2 (Pins 5–7) | I²C slave address inputs | Hardwired to VLOGIC or GND to configure one of eight unique addresses on shared bus. |
| RL1 (Pin 8) | DCP1 low terminal | Fixed end of second potentiometer; connects to ground or low-side reference in divider/rheostat mode. |
| RW1 (Pin 9) | DCP1 wiper output | Programmable tap point; delivers adjustable voltage or resistance between RL1 and RH1. |
| RH1 (Pin 10) | DCP1 high terminal | Fixed end of second potentiometer; connects to VCC or high-side reference. |
| RH0 (Pin 11) | DCP0 high terminal | Fixed end of first potentiometer; used for independent bias or gain control path. |
| RW0 (Pin 12) | DCP0 wiper output | Primary analog control node; updated via WR0 register; settles in ≤300 ns after write. |
| RL0 (Pin 13) | DCP0 low terminal | Completes first DCP; enables dual-channel trimming in single-supply sensor interfaces. |
| VCC (Pin 14) | Analog supply input | Powers resistor array and CMOS switches; must remain ≥VLOGIC and within 1.7–5.5 V range. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous calibration of two independent analog paths (e.g., differential amplifier gain and offset). |
| VLOGIC-compatible 1.2 V I²C | Eliminates level shifters when interfacing with 1.2 V/1.8 V microcontrollers, reducing BOM count and layout complexity. |
| Power-on wiper preset | Automatically initializes both wipers to mid-scale (128) at startup-ensuring known, safe default state before firmware control. |
| Shutdown mode | Forces open-circuit end-to-end resistance and internally connects RW to RL via 2 kΩ-prevents unintended current flow during sleep. |
| Monotonic performance | Guaranteed ±0.15 LSB INL and ±0.1 LSB DNL in voltage divider mode-critical for closed-loop stability and repeatability. |
Applications
| Power Supply Margining | RF Power Amplifier Bias |
|---|---|
Use Scenario: Adjusting output voltage setpoint of DC/DC converters during production test or field calibration. IC Role / Device Role / Timing Role: Dual DCP acts as programmable feedback divider for voltage reference, enabling precise ±1% margining over temperature. Use Value: Replaces mechanical trimpots with remote, repeatable, non-volatile (via host MCU EEPROM) calibration-reducing test time and manual labor. | Use Scenario: Dynamically tuning gate bias voltage of GaN or LDMOS RF PAs to maintain linearity and efficiency across temperature and aging. IC Role / Device Role / Timing Role: ISL23325TFVZ configures bias network in real time using I²C commands from PA controller MCU. Use Value: Achieves <±0.5% bias drift compensation over –40°C to +125°C, extending PA lifetime and reducing thermal derating. |
| Sensor Circuit Trimming | Battery-Powered Instrument Gain |
Use Scenario: Nulling offset and scaling full-scale output of MEMS pressure or temperature sensors in portable medical devices. IC Role / Device Role / Timing Role: One DCP adjusts zero-point offset (RW0–RL0), the other scales gain (RH1–RW1–RL1 voltage divider). Use Value: Enables factory calibration with <0.1% matching between channels and <1 µA standby current-extending battery life. | Use Scenario: Setting programmable gain in handheld multimeters or portable oscilloscopes powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: ISL23325TFVZ serves as digitally reconfigurable gain-setting resistor in op-amp feedback loop. Use Value: Supports 100 kΩ impedance level with 70 Ω wiper resistance-minimizing gain error and noise contribution in low-power front ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 256-tap, 100 kΩ DCP; I²C interface; 16-lead TSSOP; no VLOGIC pin-requires VDD = VCC. | Lacks dual-channel capability and independent logic supply-unsuitable for systems with mismatched analog/digital rail voltages. | Select when only one potentiometer is needed and VDD/VCC alignment simplifies design. |
| MCP45HV51-104E/ST | Dual 256-tap, 100 kΩ DCP; SPI interface; 14-lead TSSOP; 10 V max VDD; no VLOGIC support. | Requires SPI host and higher voltage rails-adds interface translation overhead in low-voltage systems. | Prefer for designs already using SPI peripherals and operating above 5.5 V analog supply. |
Compared with AD5242BRUZ100 and MCP45HV51-104E/ST, the ISL23325TFVZ uniquely delivers dual-channel control with independent 1.2 V logic compatibility and guaranteed monotonicity-making it optimal for compact, mixed-voltage, battery-sensitive trimming applications where space and power are constrained.
Availability
ISL23325TFVZ is available at Aetrix Electronics and suitable for power supply margining, RF amplifier biasing, sensor trimming, and battery-powered instrument gain adjustment requiring stable component supply across automotive, industrial, and medical product lifecycles.
Supply support for ISL23325TFVZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The ISL23325TFVZ belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) family, engineered specifically for high-accuracy, low-power, and thermally robust analog trimming in mission-critical systems where mechanical potentiometers fail.
FAQ
What is the default wiper position of the ISL23325TFVZ at power-on?
At power-on, both wiper registers (WR0 and WR1) of the ISL23325TFVZ reset to 0x80 (128 decimal), positioning each wiper at mid-scale-i.e., exactly halfway between RH and RL terminals. This ensures a known, safe, and symmetric starting point for analog control before host firmware initialization.
Does the ISL23325TFVZ support true 1.2 V I²C bus operation without level shifting?
Yes-the ISL23325TFVZ features a dedicated VLOGIC pin that accepts 1.2 V to 5.5 V, enabling direct connection to 1.2 V I²C masters. Its internal level shifter guarantees valid logic thresholds and timing compliance per I²C specification-even when VCC operates at 5 V-eliminating external translation components.
Can the ISL23325TFVZ be used in rheostat mode, and what is its wiper resistance specification?
Yes-the ISL23325TFVZ supports rheostat mode (RW–RL or RW–RH) with guaranteed monotonicity. Its wiper resistance is 70 Ω typical at VCC = 3.3 V, rising to 580 Ω at VCC = 1.7 V. This low on-resistance minimizes insertion loss and gain error in current-sensing and feedback-path applications.
How does the shutdown mode affect the wiper connections in the ISL23325TFVZ?
In shutdown mode (SHDN bit = 0 in ACR), the ISL23325TFVZ forces an open-circuit condition between RH and RL while internally connecting RW to RL through a 2 kΩ series resistor. This prevents floating nodes and unintended current flow-preserving system safety and enabling ultra-low-power sleep states.
What is the maximum I²C clock frequency supported by the ISL23325TFVZ?
The ISL23325TFVZ supports standard-mode I²C operation up to 400 kHz. All timing parameters-including tLOW (1300 ns), tHIGH (600 ns), and tSU:DAT (100 ns)-are fully characterized and guaranteed across the full –40°C to +125°C temperature range and 1.2 V to 5.5 V VLOGIC supply.
ISL23325TFVZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23325TFVZ FAQ
1.How can I place an order for ISL23325TFVZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23325TFVZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23325TFVZ reliable?
The price and inventory of ISL23325TFVZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23325TFVZ is usually 5 days.
3.What payment methods are accepted for ISL23325TFVZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23325TFVZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23325TFVZ?
ISL23325TFVZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23325TFVZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23325TFVZ?
For technical support, including ISL23325TFVZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23325TFVZ requirements.
6.How does Aetrix verify that ISL23325TFVZ is sourced from the original manufacturer or authorized distributors?
All ISL23325TFVZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23325TFVZ meets industry standards.
7.What is the process for return or replacement of ISL23325TFVZ?
All ISL23325TFVZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL23325TFVZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23325TFVZ part is unused and in its original packaging.
Return procedure for ISL23325TFVZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23325TFVZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

