Renesas ISL23325TFVZ-T7A
- Part No.:
- ISL23325TFVZ-T7A
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL23325TFVZ-T7A.pdf
- Description:
- IC DGT POT 100KOHM 256TP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:195
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23325TFVZ-T7A from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer with I²C interface, 100kΩ end-to-end resistance, 16-lead µTQFN package, and operation from -40°C to +125°C. It functions as two independent programmable resistive dividers or rheostats in analog signal conditioning and trimming circuits for battery-powered instrumentation.
For engineers reviewing the ISL23325TFVZ-T7A datasheet, ISL23325TFVZ-T7A pinout, ISL23325TFVZ-T7A application, or ISL23325TFVZ-T7A equivalent, key selection criteria include its 1.2V–5.5V VLOGIC supply independence, 70Ω typical wiper resistance at 3.3V, ±0.15 LSB differential nonlinearity (U/T options), shutdown mode with internal RL connection, and 16-lead 2.6×1.8mm µTQFN footprint.
Technical Context
The ISL23325TFVZ-T7A integrates two monolithic CMOS DCP cores with make-before-break wiper switching, volatile 8-bit Wiper Registers (WR0/WR1), and an I²C slave interface supporting up to 400kHz clock rate. Each DCP operates in voltage divider or rheostat mode with monotonic tap transitions and power-on reset to mid-scale (128).
Its dual-rail architecture separates analog supply (VCC = 1.7V–5.5V) from logic supply (VLOGIC = 1.2V–5.5V), enabling direct interfacing with low-voltage microcontrollers without level shifters. The device supports three hardware address pins (A0–A2), allowing up to eight units on a single I²C bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 100kΩ - defines full-scale analog range for gain/offset adjustment in sensor front-ends and power supply feedback loops. |
| Wiper Resistance | 70Ω typical @ VCC = 3.3V - limits insertion error and thermal noise in precision voltage divider configurations. |
| DNL | ±0.15 LSB (U/T option) - ensures monotonicity and predictable step response in closed-loop calibration systems. |
| VLOGIC Range | 1.2V to 5.5V - enables direct connection to 1.2V, 1.8V, 3.3V, or 5V I²C masters without external level translation. |
| Shutdown Current | 1.2µA @ VCC = 1.7V, VLOGIC = 1.2V - reduces system standby power in portable medical or IoT devices. |
| Operating Temp | -40°C to +125°C - supports under-hood automotive, industrial motor control, and high-reliability embedded applications. |
| Package | 16-lead µTQFN (2.6×1.8mm, 0.5mm pitch) - provides compact, thermally efficient mounting for space-constrained PCBs. |
Pinout & Package
ISL23325TFVZ-T7A uses a 16-lead 2.6×1.8mm µTQFN package (RoHS-compliant, NiPdAu e4 termination). Pinout validated per FN7870 Rev 1.00, Page 2 (µTQFN top view) and Page 3 (ordering info confirming TFRUZ-T7A = 16 Ld µTQFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common return path for analog and digital sections; must be low-impedance to minimize noise coupling between DCP channels. |
| VLOGIC | I²C logic supply | Independent 1.2V–5.5V rail powers interface logic and internal level shifter-decouples bus voltage from analog VCC. |
| SDA | I²C bidirectional data | Open-drain pin requiring external pull-up; transmits register reads and receives wiper commands from master controller. |
| SCL | I²C clock input | Asynchronous timing reference for all serial transfers; requires external pull-up and supports up to 400kHz operation. |
| A0–A2 | Slave address inputs | Hardwired binary address bits (GND/VLOGIC) set unique 7-bit I²C address; enable up to eight devices on one bus. |
| RH0, RL0, RW0 | DCP0 high/low/wiper | Three-terminal potentiometer interface for channel 0; RH0 and RL0 define total resistance; RW0 delivers tapped voltage or variable resistance. |
| RH1, RL1, RW1 | DCP1 high/low/wiper | Independent second potentiometer channel with identical electrical behavior and register control as DCP0. |
| VCC | Analog supply | 1.7V–5.5V analog rail powering resistor array and wiper switches; sets maximum voltage range across DCP terminals. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous trimming of two independent analog paths (e.g., differential sensor offset and gain) without inter-channel crosstalk. |
| Volatile Wiper Registers | WR0 and WR1 retain position during active operation but reset to 128 on power-up-ensures known startup state for safety-critical biasing. |
| Independent VLOGIC rail | Eliminates need for external level shifters when interfacing with sub-1.8V MCUs, reducing BOM count and layout complexity in ultra-low-power designs. |
| Shutdown mode | Forces open-circuit end-to-end resistance and connects RWi to RLi via 2kΩ resistor-prevents unintended current flow while preserving register contents. |
| High-temp operation | Specified performance over -40°C to +125°C enables use in engine control units, industrial PLCs, and downhole instrumentation without derating. |
Applications
| Power Supply Margining | RF Power Amplifier Bias |
|---|---|
Use Scenario: Adjusting feedback resistor ratios in DC-DC converter error amplifiers to validate output voltage tolerance margins during production test. IC Role / Device Role / Timing Role: Dual DCP acts as programmable voltage divider on VOUT sense line, enabling automated sweep of ±3% margin thresholds via I²C. Use Value: Replaces manual trim pots with repeatable, traceable digital calibration-reducing test time by >60% and eliminating mechanical wear drift. | Use Scenario: Dynamically compensating temperature-induced gain drift in GaN RF power amplifier bias networks across operating temperature range. IC Role / Device Role / Timing Role: ISL23325TFVZ-T7A configures as two independent rheostats-one adjusting gate bias voltage, the other fine-tuning source degeneration resistance. Use Value: Achieves <±0.5dB gain stability from -40°C to +125°C using factory-calibrated lookup tables stored in host MCU memory. |
| Sensor Circuit Trimming | Battery-Powered Instrument Gain |
Use Scenario: Nulling offset voltage and scaling full-scale output of MEMS pressure sensors in handheld diagnostic equipment. IC Role / Device Role / Timing Role: One DCP adjusts zero-point offset in instrumentation amplifier input stage; the other sets gain in output buffer stage. Use Value: Enables one-time factory calibration with <10µV offset correction and 0.1% full-scale accuracy-meeting ISO 13485 medical device requirements. | Use Scenario: Optimizing signal chain gain in portable oscilloscope front-end to maximize ADC dynamic range across 1mV–10V input ranges. IC Role / Device Role / Timing Role: Dual DCP configured as programmable attenuator and post-amplifier gain control, both updated synchronously via I²C burst write. Use Value: Delivers 12-bit ENOB across 8 gain steps with <0.05% channel-to-channel matching-critical for differential measurement integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5175BRMZ-100 | Single-channel, 256-tap, SPI interface, 100kΩ, 10-lead MSOP; no VLOGIC independence; higher 125Ω wiper resistance. | Lacks dual-channel integration and low-voltage I²C compatibility-requires level shifting for 1.2V/1.8V hosts. | Select when SPI-native microcontroller interface is preferred and space allows separate ICs for each trimming function. |
| MCP45HV51-103E/MS | Dual-channel, 256-tap, I²C, 10kΩ, 16-lead QFN; supports 12V tolerant DCP terminals but no VLOGIC rail separation. | Higher terminal voltage rating (12V) suits industrial analog I/O modules, but lacks 1.2V bus compatibility and has 2× higher DNL (±0.3 LSB). | Choose for high-voltage sensor interfaces where VCC > 5.5V is required, accepting trade-off in low-voltage logic compatibility. |
Compared with AD5175BRMZ-100 and MCP45HV51-103E/MS, the ISL23325TFVZ-T7A uniquely combines dual-channel integration, true 1.2V I²C operation, and 100kΩ resistance in a thermally optimized µTQFN-making it optimal for compact, battery-powered systems demanding precision trimming with minimal external components.
Availability
ISL23325TFVZ-T7A is available at Aetrix Electronics and suitable for power supply margining, RF amplifier bias compensation, sensor circuit trimming, and battery-powered instrument gain adjustment requiring stable component supply across extended temperature and low-voltage logic environments.
Supply support for ISL23325TFVZ-T7A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and IoT markets.
The ISL23325TFVZ-T7A belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) product line, designed specifically for replacing mechanical trimpots in high-reliability analog trimming applications where programmability, temperature stability, and low-power operation are critical.
FAQ
What is the default wiper position of the ISL23325TFVZ-T7A after power-up?
Upon power-up, both Wiper Registers (WR0 and WR1) of the ISL23325TFVZ-T7A reset to 128 (0x80 hex), positioning each wiper at the mid-scale point of the 256-tap resistor ladder. This ensures a known, centered starting point for voltage divider or rheostat operation-critical for deterministic startup behavior in safety-aware systems.
Does the ISL23325TFVZ-T7A support true 1.2V I²C bus operation?
Yes, the ISL23325TFVZ-T7A supports true 1.2V I²C bus operation via its dedicated VLOGIC pin, which accepts 1.2V–5.5V. Its input thresholds scale with VLOGIC (VIH = 0.7×VLOGIC), and SDA/SCL buffers operate correctly at 1.2V without external level shifters-enabling direct connection to ultra-low-voltage microcontrollers.
Can the ISL23325TFVZ-T7A be used in rheostat mode?
Yes, the ISL23325TFVZ-T7A supports rheostat mode by connecting either RH or RL to the same node and using RW and the unconnected terminal. In this configuration, it provides 256-step variable resistance from 0Ω to 100kΩ with ±0.3 LSB differential nonlinearity-ideal for programmable gain control and LED current setting.
What happens to wiper settings during shutdown mode of the ISL23325TFVZ-T7A?
In shutdown mode (SHDN bit = 0 in ACR register), the ISL23325TFVZ-T7A disconnects the resistor array from RH/RL terminals and internally connects each RWi to its corresponding RLi through a 2kΩ resistor. Crucially, the WR0 and WR1 register values are retained-allowing immediate restoration of prior settings upon exit from shutdown.
How many ISL23325TFVZ-T7A devices can share the same I²C bus?
Up to eight ISL23325TFVZ-T7A devices can share a single I²C bus using the three hardware address pins A0, A1, and A2. Each pin accepts GND or VLOGIC to configure a unique 3-bit address suffix, resulting in distinct 7-bit slave addresses (0x50–0x57) per device-enabling scalable multi-channel trimming in complex systems.
ISL23325TFVZ-T7A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23325TFVZ-T7A FAQ
1.How can I place an order for ISL23325TFVZ-T7A through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23325TFVZ-T7A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23325TFVZ-T7A reliable?
The price and inventory of ISL23325TFVZ-T7A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23325TFVZ-T7A is usually 5 days.
3.What payment methods are accepted for ISL23325TFVZ-T7A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23325TFVZ-T7A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23325TFVZ-T7A?
ISL23325TFVZ-T7A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23325TFVZ-T7A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23325TFVZ-T7A?
For technical support, including ISL23325TFVZ-T7A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23325TFVZ-T7A requirements.
6.How does Aetrix verify that ISL23325TFVZ-T7A is sourced from the original manufacturer or authorized distributors?
All ISL23325TFVZ-T7A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23325TFVZ-T7A meets industry standards.
7.What is the process for return or replacement of ISL23325TFVZ-T7A?
All ISL23325TFVZ-T7A units undergo pre-shipment inspection (PSI). If there is an issue with ISL23325TFVZ-T7A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23325TFVZ-T7A part is unused and in its original packaging.
Return procedure for ISL23325TFVZ-T7A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23325TFVZ-T7A Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

