Renesas ISL23325WFRUZ-T7A
- Part No.:
- ISL23325WFRUZ-T7A
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 16-UFQFN
- Datasheet:
-
ISL23325WFRUZ-T7A.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 16UTQFN
- Quantity:
- Payment:

- Shipping:

Inventory:644
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23325WFRUZ-T7A from Renesas (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer with I²C interface, designed for precision analog trimming in low-voltage systems. It features 10kΩ total resistance per channel, ±2% end-to-end tolerance, 70Ω typical wiper resistance at 3.3V, and operates from 1.7V to 5.5V VCC and 1.2V to 5.5V VLOGIC - enabling direct interfacing with 1.2V logic without level shifters. It is used in battery-powered sensor calibration and RF bias compensation circuits.
For engineers reviewing the ISL23325WFRUZ-T7A datasheet, ISL23325WFRUZ-T7A pinout, ISL23325WFRUZ-T7A application, or ISL23325WFRUZ-T7A equivalent, key selection considerations include its 16-lead µTQFN package, dual-channel monotonicity (±0.4 LSB DNL), -40°C to +125°C extended temperature range, shutdown mode with open-circuit end-to-end isolation, and guaranteed ratiometric temperature coefficient of 8 ppm/°C at mid-scale.
Technical Context
The ISL23325WFRUZ-T7A integrates two independent 256-tap DCP cores on a monolithic CMOS die, each with a volatile 8-bit Wiper Register (WR0/WR1) directly accessible via I²C. Its "make-before-break" wiper switching ensures glitch-free transitions, and power-on reset initializes both wipers to mid-scale (128). The VLOGIC pin decouples logic supply from analog VCC, supporting mixed-voltage I²C buses down to 1.2V.
Each DCP supports voltage-divider and rheostat modes, with verified monotonicity, ±0.5 LSB INL (voltage divider), and 1200 kHz -3dB bandwidth at mid-scale for 10kΩ configuration. Shutdown mode disconnects internal resistors and connects RW to RL through a 2kΩ resistor, reducing leakage and enabling system-level power gating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ per channel - sets gain/offset scaling range in sensor front-ends and power supply feedback loops. |
| Tap Count | 256 taps (8-bit resolution) - enables 0.39% step resolution for fine analog tuning in closed-loop systems. |
| VCC Range | 1.7V to 5.5V - supports single-cell Li-ion, coin-cell, and industrial 3.3V/5V rails without external regulators. |
| VLOGIC Range | 1.2V to 5.5V - allows direct connection to ultra-low-voltage microcontrollers (e.g., ARM Cortex-M0+) without level-shifting circuitry. |
| Wiper Resistance | 70Ω typical at VCC = 3.3V - minimizes loading error in high-impedance voltage divider configurations. |
| Temperature Range | -40°C to +125°C - qualified for under-hood automotive, industrial motor control, and outdoor IoT sensor nodes. |
| Shutdown Current | 1.2µA ICC SHDN at VCC = 1.7V/VLOGIC = 1.2V - enables microamp-level system sleep states in portable instrumentation. |
| DCP Matching | ±0.5 LSB Vmatch - ensures consistent gain/offset tracking between dual channels in differential signal paths. |
Pinout & Package
ISL23325WFRUZ-T7A is housed in a 16-lead 2.6mm × 1.8mm µTQFN package (RoHS-compliant, e4 NiPdAu termination), optimized for space-constrained PCB layouts and thermal performance (θJC = 64°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common return path for analog and digital sections; must be low-impedance to minimize noise coupling between DCP channels. |
| VLOGIC | I²C logic supply | Provides power and level translation for SDA/SCL/A0–A2; independent of VCC, enabling mixed-voltage bus operation. |
| SDA | I²C bidirectional data | Open-drain interface requiring external pull-up; supports standard/fast-mode I²C (≤400kHz) with 50ns pulse suppression. |
| SCL | I²C clock input | Master-generated clock; timing parameters (tLOW ≥1300ns, tHIGH ≥600ns) ensure reliable register access across voltage ranges. |
| A0–A2 | Slave address inputs | Hardwired 3-bit address bits allowing up to eight devices on one I²C bus; referenced to VLOGIC, not VCC. |
| RH0, RL0, RW0 | Channel 0 terminals | High/low/wiper pins for first DCP; RH0–RL0 define 10kΩ resistor string; RW0 delivers programmable tap voltage or resistance. |
| RH1, RL1, RW1 | Channel 1 terminals | Independent second DCP with identical specs; enables dual-sensor trimming or stereo audio gain control without extra ICs. |
| VCC | Analog power supply | Supplies DCP core and wiper switches; must remain within 1.7V–5.5V during operation to avoid exceeding absolute max ratings. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Two independent, monotonic potentiometers in one 2.6×1.8mm package - reduces BOM count and layout area vs. discrete solutions. |
| I²C interface with VLOGIC pin | Eliminates external level shifters when interfacing with 1.2V–5.5V controllers - simplifies design and improves signal integrity. |
| Power-on mid-scale preset | Both wipers initialize to tap 128 (50% position) - ensures known startup state for safety-critical biasing and calibration sequences. |
| Shutdown mode | Forces end-to-end open circuit and connects RW to RL via 2kΩ - isolates DCP from circuit while preserving WR register contents. |
| Low wiper resistance & noise | 70Ω typical wiper R and 16nV/√Hz resistor noise - preserves SNR in precision sensor signal chains and low-noise amplifiers. |
| Extended temperature grade | -40°C to +125°C operation with 8 ppm/°C ratiometric TCv - maintains accuracy across automotive and industrial ambient extremes. |
Applications
| Power Supply Margining | Sensor Circuit Trimming |
|---|---|
Use Scenario: Adjusting feedback divider ratio in DC-DC converters to validate output voltage tolerance under load transients and aging. IC Role / Device Role / Timing Role: Dual-channel ISL23325WFRUZ-T7A configures separate upper/lower feedback resistors for precise VOUT setpoint control. Use Value: Enables automated margin testing across temperature without manual resistor changes; 10kΩ value matches common converter feedback networks. |
Use Scenario: Calibrating offset and gain of bridge-based pressure or temperature sensors in handheld medical devices. IC Role / Device Role / Timing Role: One DCP adjusts zero-point offset (RW–RL rheostat), the other scales full-scale output (voltage divider across RH–RL). Use Value: Achieves <±0.1% calibration accuracy over -20°C to +70°C using monotonic ±0.4 LSB DNL and matched channels. |
| RF Power Amplifier Bias | Battery-Powered Instrument Gain |
Use Scenario: Dynamically compensating gate bias voltage of GaAs FETs in cellular front-end modules to maintain linearity across PVT variations. IC Role / Device Role / Timing Role: ISL23325WFRUZ-T7A acts as programmable current-source setting resistor in bias network, updated via I²C during PA calibration. Use Value: 1200 kHz -3dB bandwidth supports fast bias settling; 1.2V VLOGIC compatibility enables direct control from low-power baseband processor. |
Use Scenario: Setting programmable gain in portable oscilloscope front-end or multimeter analog signal path. IC Role / Device Role / Timing Role: Dual DCPs configure non-inverting amplifier feedback and input attenuation simultaneously for coarse/fine gain control. Use Value: 256-step resolution provides 0.04 dB/step granularity; 3µA standby current extends battery life in always-on measurement modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Single-channel, 256-tap, SPI interface, 10kΩ, ±30% resistance tolerance, no VLOGIC pin. | Lacks dual-channel integration and 1.2V logic compatibility; requires external level shifter for sub-1.8V controllers. | Choose when SPI is preferred and single-channel operation suffices; verify VCC/VIO compatibility for low-voltage use. |
| MCP45HV51-103E/MS | Dual-channel, 256-tap, I²C, 10kΩ, but rated only to +85°C and lacks shutdown mode or ratiometric TCv spec. | Not qualified for extended temperature applications; higher wiper resistance (120Ω typ) increases loading error in precision dividers. | Acceptable for commercial-grade consumer instruments; avoid in automotive or industrial environments requiring -40°C to +125°C operation. |
Compared with AD5170BRMZ-10 and MCP45HV51-103E/MS, the ISL23325WFRUZ-T7A uniquely combines dual-channel integration, 1.2V logic support, shutdown isolation, and extended temperature performance - making it optimal for space- and power-constrained embedded systems demanding robust analog programmability.
Availability
ISL23325WFRUZ-T7A is available at Aetrix Electronics and suitable for power supply margining, sensor trimming, RF bias compensation, and battery-powered instrument gain control requiring stable component supply across automotive, industrial, and medical device production cycles.
Supply support for ISL23325WFRUZ-T7A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and continues to manufacture and support its precision analog portfolio, including digitally controlled potentiometers.
The ISL23325WFRUZ-T7A belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) family, engineered for high-accuracy, low-power analog parameter adjustment in battery-operated and thermally demanding systems.
FAQ
What is the resistance tolerance and temperature coefficient of the ISL23325WFRUZ-T7A?
The ISL23325WFRUZ-T7A has a ±2% end-to-end resistance tolerance and a 125 ppm/°C end-to-end temperature coefficient (TCR) for its 10kΩ configuration. Its ratiometric temperature coefficient (TCv) is specified at 8 ppm/°C when the wiper register is set to 80h - critical for maintaining voltage-divider accuracy across temperature in sensor interfaces.
Does the ISL23325WFRUZ-T7A retain wiper settings during power cycling?
No - the ISL23325WFRUZ-T7A uses volatile wiper registers (WR0 and WR1). Upon power-up, both wipers reset to mid-scale (tap 128, hex 80h). To restore custom positions, the host controller must reprogram the registers via I²C after each power-on sequence.
Can the ISL23325WFRUZ-T7A operate with different voltages on VCC and VLOGIC?
Yes - VCC (1.7V–5.5V) and VLOGIC (1.2V–5.5V) are fully independent supplies. This allows the ISL23325WFRUZ-T7A to interface directly with a 1.2V microcontroller I²C bus while powering the DCP core from a 3.3V or 5V analog rail - eliminating level-shifters and associated board area.
What is the maximum I²C clock frequency supported by the ISL23325WFRUZ-T7A?
The ISL23325WFRUZ-T7A supports standard and fast-mode I²C up to 400kHz. Timing parameters including tLOW (≥1300ns), tHIGH (≥600ns), and tSU:DAT (≥100ns) are guaranteed across the full VLOGIC range (1.2V–5.5V), ensuring reliable communication even at ultra-low logic voltages.
How does shutdown mode affect the ISL23325WFRUZ-T7A's terminal connections?
In shutdown mode (SHDN bit = 0 in ACR), each DCP channel is forced into an end-to-end open circuit - disconnecting RH and RL from the internal resistor string. Simultaneously, RW is internally connected to RL via a 2kΩ resistor, providing a defined low-impedance path while isolating the wiper from analog signal paths.
ISL23325WFRUZ-T7A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 16-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 125ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-UTQFN (2.6x1.8)
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23325WFRUZ-T7A FAQ
1.How can I place an order for ISL23325WFRUZ-T7A through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23325WFRUZ-T7A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23325WFRUZ-T7A reliable?
The price and inventory of ISL23325WFRUZ-T7A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23325WFRUZ-T7A is usually 5 days.
3.What payment methods are accepted for ISL23325WFRUZ-T7A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23325WFRUZ-T7A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23325WFRUZ-T7A?
ISL23325WFRUZ-T7A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23325WFRUZ-T7A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23325WFRUZ-T7A?
For technical support, including ISL23325WFRUZ-T7A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23325WFRUZ-T7A requirements.
6.How does Aetrix verify that ISL23325WFRUZ-T7A is sourced from the original manufacturer or authorized distributors?
All ISL23325WFRUZ-T7A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23325WFRUZ-T7A meets industry standards.
7.What is the process for return or replacement of ISL23325WFRUZ-T7A?
All ISL23325WFRUZ-T7A units undergo pre-shipment inspection (PSI). If there is an issue with ISL23325WFRUZ-T7A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23325WFRUZ-T7A part is unused and in its original packaging.
Return procedure for ISL23325WFRUZ-T7A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23325WFRUZ-T7A Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

