My Inquiry
My Account
Renesas ISL23328WFVZ-T7A
- Part No.:
- ISL23328WFVZ-T7A
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL23328WFVZ-T7A.pdf
- Description:
- IC DGT POT 10KOHM 128TAP 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,521
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23328WFVZ-T7A from Renesas (formerly Intersil) is a dual, volatile, 128-tap digitally controlled potentiometer (DCP) with I²C interface, 10kΩ total resistance, 14-lead TSSOP package, and extended industrial temperature range (–40°C to +125°C). It functions as two independent programmable resistive dividers or rheostats in battery-powered instrumentation, sensor trimming, and power supply margining circuits.
For engineers reviewing the ISL23328WFVZ-T7A datasheet, ISL23328WFVZ-T7A pinout, ISL23328WFVZ-T7A application, or ISL23328WFVZ-T7A equivalent, key selection criteria include its 1.2V–5.5V VLOGIC independence, 70Ω typical wiper resistance at 3.3V, 3µA standby current at 5V, ±3mA max wiper current, and guaranteed monotonicity in both voltage divider and rheostat modes.
Technical Context
The ISL23328WFVZ-T7A integrates two independent DCP cores on a monolithic CMOS die, each controlled by an 8-bit volatile Wiper Register (WR0/WR1) accessible via standard I²C protocol. Its "make-before-break" switch architecture ensures glitch-free wiper transitions, and internal level-shifting enables direct interfacing with 1.2V logic without external translators.
It operates in two primary configurations: voltage divider mode (RH–RL–RW three-terminal) and rheostat mode (RW–RL or RW–RH two-terminal), with full-scale error ≤0 LSB and zero-scale error ≤3 LSB for the 10kΩ variant. Power-on defaults wipers to mid-scale (64 decimal), and shutdown mode disconnects DCP elements while preserving register contents.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - defines full-scale analog range for gain/offset adjustment in sensor and power circuits. |
| Wiper Resistance | 70Ω typical @ 3.3V - limits insertion error and signal attenuation in precision voltage division. |
| Supply Range | VCC = 1.7V–5.5V; VLOGIC = 1.2V–5.5V - enables mixed-voltage system integration without level shifters. |
| Standby Current | 3µA @ VCC/VLOGIC = 5V - supports ultra-low-power operation in battery-backed applications. |
| Tap Resolution | 128 taps (7-bit) - provides 0.78% step resolution for fine-grained analog tuning. |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive, industrial control, and harsh-environment use. |
| Non-linearity | ±0.15 LSB INL/DNL - ensures monotonic response critical for closed-loop calibration and feedback paths. |
| Shutdown Mode | End-to-end open circuit + RW–RL connection via 2kΩ - isolates DCP from circuit while retaining position state. |
Pinout & Package
ISL23328WFVZ-T7A uses a 14-lead TSSOP package (M14.173), RoHS-compliant, with exposed pad not electrically connected. Pin 7 is NC (Not Connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Common return for analog and digital sections; must be low-impedance for noise-sensitive DCP operation. |
| VLOGIC (Pin 2) | I²C logic supply | Independent 1.2V–5.5V rail powers interface logic and internal level shifter; decoupling required. |
| SDA (Pin 3) | I²C bidirectional data | Open-drain bus line requiring external pull-up; supports standard/fast-mode I²C up to 400kHz. |
| SCL (Pin 4) | I²C clock input | Open-drain clock line requiring external pull-up; timing compliant with I²C specification. |
| A0 (Pin 5) | Slave address bit 0 | Hardwired to VLOGIC or GND to set LSB of 7-bit I²C address; enables up to eight devices on one bus. |
| A1 (Pin 6) | Slave address bit 1 | Hardwired to VLOGIC or GND to set middle bit of I²C address; used with A0/A2 for unique addressing. |
| A2 (Pin 7) | Slave address bit 2 | Hardwired to VLOGIC or GND to set MSB of I²C address; completes 3-bit address configuration. |
| RL1 (Pin 8) | DCP1 low terminal | Fixed end of second potentiometer; connects to ground or low-side reference in divider/rheostat mode. |
| RW1 (Pin 9) | DCP1 wiper | Movable terminal of second DCP; output node for adjustable voltage or resistance; max ±3mA continuous current. |
| RH1 (Pin 10) | DCP1 high terminal | Fixed end of second potentiometer; connects to VCC or high-side reference; voltage must stay within 0–VCC. |
| RH0 (Pin 11) | DCP0 high terminal | Fixed end of first potentiometer; referenced to VCC; same voltage constraints as RH1. |
| RW0 (Pin 12) | DCP0 wiper | Movable terminal of first DCP; independently controllable via WR0 register; shares same electrical specs as RW1. |
| RL0 (Pin 13) | DCP0 low terminal | Fixed end of first potentiometer; symmetric counterpart to RL1; used for dual-channel bias or gain control. |
| VCC (Pin 14) | Analog power supply | 1.7V–5.5V supply for resistor array and switches; must be stable and filtered to minimize DCP noise. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 128-tap DCPs | Enables simultaneous adjustment of two independent analog parameters (e.g., gain + offset) in single IC footprint. |
| I²C interface with VLOGIC independence | Eliminates need for external level shifters when interfacing with 1.2V–3.3V microcontrollers in mixed-supply systems. |
| Volatile wiper registers (WR0/WR1) | Allows dynamic real-time reconfiguration via host processor; no non-volatile write endurance limitations. |
| Power-on mid-scale preset (64) | Guarantees known, safe startup state for both DCPs-critical for fail-safe power supply and sensor circuits. |
| Shutdown mode with register retention | Reduces system power by disconnecting DCP elements while preserving wiper positions for instant recovery. |
| 10kΩ resistance option with 125ppm/°C tempco | Optimized for low-noise, moderate-precision applications where tighter tolerance than 50kΩ/100kΩ variants is needed. |
Applications
| Power Supply Margining | Sensor Circuit Trimming |
|---|---|
Use Scenario: Adjusting reference voltage thresholds in DC-DC converter feedback loops during production test and field calibration. IC Role / Device Role / Timing Role: Dual DCP acts as programmable voltage divider on FB pin, enabling precise ±5% VOUT margining without hardware changes. Use Value: Replaces manual trimpots with factory-programmable settings, reducing test time and eliminating mechanical drift over temperature. | Use Scenario: Compensating offset and gain errors in bridge-based pressure or temperature sensors before ADC digitization. IC Role / Device Role / Timing Role: First DCP sets zero-point offset; second DCP adjusts full-scale gain-both updated dynamically via I²C during sensor self-test. Use Value: Achieves <±0.1% FSR accuracy across –40°C to +125°C using only two pins per channel and no external op-amps. |
| Battery-Powered Instrument Gain | RF Power Amplifier Bias |
Use Scenario: Scaling analog front-end gain in portable multimeters or handheld oscilloscopes to maintain SNR across battery discharge cycles. IC Role / Device Role / Timing Role: Configured as rheostat between op-amp feedback path and ground, adjusting transimpedance gain in real time. Use Value: 3µA standby current extends battery life >2× vs mechanical pots; 1.2V VLOGIC compatibility allows direct MCU GPIO control. | Use Scenario: Dynamically setting quiescent current (IQ) in GaAs RF PAs to optimize linearity vs. efficiency trade-offs in 5G baseband modules. IC Role / Device Role / Timing Role: DCP0 sets gate bias voltage; DCP1 adjusts source degeneration resistance-both tuned during PA calibration routines. Use Value: Enables closed-loop thermal compensation using on-die temperature sensor feedback, improving EVM stability by 3dB over temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Single 128-tap DCP, SPI interface, 10kΩ, 10-lead MSOP; no VLOGIC independence (VDD only). | Lacks dual-channel capability and 1.2V logic compatibility; requires level shifting for sub-1.8V controllers. | Select when space-constrained designs need only one DCP and SPI is preferred over I²C. |
| MCP45HV51-103E/MS | Dual 256-tap DCP, I²C, 10kΩ, 14-lead TSSOP; higher voltage rating (up to 18V), but 5.5V max VDD and no VLOGIC pin. | Supports higher DCP terminal voltages but lacks true logic/analog supply separation-unsuitable for 1.2V MCU interfaces. | Choose for high-voltage analog biasing where VCC > 5.5V is required, accepting loss of ultra-low-VLOGIC operation. |
Compared with AD5170BRMZ-10 and MCP45HV51-103E/MS, the ISL23328WFVZ-T7A uniquely delivers dual-channel control, true 1.2V–5.5V logic independence, and guaranteed monotonicity in both operating modes-making it optimal for compact, multi-parameter calibration in ultra-low-power embedded systems.
Availability
ISL23328WFVZ-T7A is available at Aetrix Electronics and suitable for power supply margining, sensor trimming, battery-powered instrument gain adjustment, RF amplifier bias control, and industrial calibration systems requiring stable component supply across extended temperature ranges.
Supply support for ISL23328WFVZ-T7A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with origins in Intersil's precision analog portfolio.
The ISL23328 series was designed specifically for high-reliability, low-power analog tuning in automotive, industrial, and portable instrumentation-emphasizing supply independence, wide temperature operation, and robust I²C interoperability.
FAQ
What is the resistance tolerance and temperature coefficient of the ISL23328WFVZ-T7A?
The ISL23328WFVZ-T7A has a total resistance tolerance of ±2% and an end-to-end temperature coefficient of 125ppm/°C, specified for the 10kΩ variant. This ensures predictable drift behavior across –40°C to +125°C, making it suitable for precision trimming where long-term stability matters more than ultra-tight initial tolerance.
Does the ISL23328WFVZ-T7A retain wiper position during power cycling?
No-the ISL23328WFVZ-T7A uses volatile wiper registers (WR0/WR1), so wiper positions reset to mid-scale (64 decimal) on each power-up. To maintain custom positions across cycles, the host controller must reprogram the registers after initialization. Non-volatile alternatives like the ISL23428 require different part numbers.
Can the ISL23328WFVZ-T7A operate with VLOGIC = 1.2V while VCC = 5.0V?
Yes-the ISL23328WFVZ-T7A explicitly supports independent VLOGIC (1.2V–5.5V) and VCC (1.7V–5.5V) supplies. At VLOGIC = 1.2V and VCC = 5.0V, it maintains full I²C functionality with 5µA VLOGIC supply current and 10µA VCC supply current during active communication, enabling direct interface with 1.2V microcontrollers.
What is the maximum wiper current rating for the ISL23328WFVZ-T7A?
The ISL23328WFVZ-T7A specifies a maximum continuous wiper current of ±3mA under recommended operating conditions. Exceeding this may cause localized heating and resistance drift. For pulsed applications, the absolute maximum rating is ±6mA for ≤10 seconds, but sustained operation above ±3mA is not guaranteed for long-term reliability.
How does shutdown mode affect the ISL23328WFVZ-T7A's terminals?
In shutdown mode (SHDN bit = 0 in ACR), the ISL23328WFVZ-T7A forces each DCP into an end-to-end open circuit-disconnecting RH and RL-and internally connects RW to RL through a 2kΩ resistor. This isolates the DCP from the signal path while preserving WR0/WR1 values, allowing fast resumption of prior settings upon exit.
ISL23328WFVZ-T7A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 125ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23328WFVZ-T7A FAQ
1.How can I place an order for ISL23328WFVZ-T7A through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23328WFVZ-T7A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23328WFVZ-T7A reliable?
The price and inventory of ISL23328WFVZ-T7A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23328WFVZ-T7A is usually 5 days.
3.What payment methods are accepted for ISL23328WFVZ-T7A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23328WFVZ-T7A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23328WFVZ-T7A?
ISL23328WFVZ-T7A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23328WFVZ-T7A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23328WFVZ-T7A?
For technical support, including ISL23328WFVZ-T7A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23328WFVZ-T7A requirements.
6.How does Aetrix verify that ISL23328WFVZ-T7A is sourced from the original manufacturer or authorized distributors?
All ISL23328WFVZ-T7A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23328WFVZ-T7A meets industry standards.
7.What is the process for return or replacement of ISL23328WFVZ-T7A?
All ISL23328WFVZ-T7A units undergo pre-shipment inspection (PSI). If there is an issue with ISL23328WFVZ-T7A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23328WFVZ-T7A part is unused and in its original packaging.
Return procedure for ISL23328WFVZ-T7A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23328WFVZ-T7A Tags
-
MCP4018T-103E/LT
Microchip Technology
-
MCP4018T-503E/LT
Microchip Technology
-
MCP4011T-103E/SN
Microchip Technology
-
MCP4018T-104E/LT
Microchip Technology
-
MCP4017T-503E/LT
Microchip Technology
-
MCP4018T-502E/LT
Microchip Technology
-
MCP4017T-103E/LT
Microchip Technology
-
MCP4531T-103E/MF
Microchip Technology
-
MCP4021T-202E/SN
Microchip Technology
-
MCP4023T-103E/CH
Microchip Technology
-
MCP4022T-503E/CH
Microchip Technology
-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
