Renesas ISL23425TFRUZ-TK
- Part No.:
- ISL23425TFRUZ-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 16-UFQFN
- Datasheet:
-
ISL23425TFRUZ-TK.pdf
- Description:
- IC DGTL POT 100KOHM 16UTQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,894
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23425TFRUZ-TK from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with SPI interface, 100kΩ total resistance, 1.7V–5.5V analog supply (VCC), 1.2V–5.5V logic supply (VLOGIC), and -40°C to +125°C operation. It serves as programmable voltage divider or rheostat in precision analog trimming circuits for battery-powered instrumentation.
For engineers reviewing the ISL23425TFRUZ-TK datasheet, ISL23425TFRUZ-TK pinout, ISL23425TFRUZ-TK application, or ISL23425TFRUZ-TK equivalent, key selection criteria include dual-channel wiper register control, shutdown mode with end-to-end open circuit, low 70Ω typical wiper resistance at 3.3V, daisy-chain SPI capability, and µTQFN-16 package compatibility with space-constrained industrial designs.
Technical Context
The ISL23425TFRUZ-TK integrates two independent DCP cores on a monolithic CMOS die, each with an 8-bit volatile Wiper Register (WR0/WR1) directly accessible via SPI Mode 0. Wiper positioning uses make-before-break switching, ensuring monotonic resistance transitions and glitch-free operation during tap changes.
Its dual-supply architecture separates analog (VCC) and digital (VLOGIC) domains, enabling direct interfacing with 1.2V microcontrollers without level shifters. Shutdown mode disconnects resistor arrays and internally connects each RW to RL via a 2kΩ path, reducing system power leakage while preserving WR values.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 100kΩ - defines full-scale adjustment range in voltage divider or rheostat configurations |
| Wiper Resistance | 70Ω typical @ VCC = 3.3V - minimizes insertion error and signal attenuation in precision gain-setting paths |
| Supply Range (VCC) | 1.7V to 5.5V - supports single-cell Li-ion, 3.3V, and 5V systems without external regulators |
| Logic Supply (VLOGIC) | 1.2V to 5.5V - enables native interfacing with ultra-low-voltage MCUs and FPGAs |
| Temperature Range | -40°C to +125°C - qualified for under-hood automotive, industrial motor control, and base station applications |
| Wiper Settling Time | 300ns - ensures fast reconfiguration for dynamic calibration loops and real-time compensation |
| Shutdown Current | 1.2µA @ VCC = 1.7V, VLOGIC = 1.2V - critical for always-on sensor nodes requiring µA-level standby power |
Pinout & Package
ISL23425TFRUZ-TK is packaged in a 16-lead 2.6mm × 1.8mm µTQFN (L16.2.6x1.8A), RoHS-compliant, with exposed thermal pad. Pin 1 marked by dot; pin 1 location confirmed per datasheet top view.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 5, 6, 15) | Ground reference | Four dedicated ground pins minimize ground bounce and improve noise immunity in dual-channel operation |
| VLOGIC (Pin 2) | Digital supply input | Power source for SPI interface logic; independent of VCC, enabling mixed-voltage system integration |
| SDO (Pin 3) | SPI data output | Configurable push-pull or open-drain output; supports daisy-chaining multiple DCPs on shared bus |
| SCK (Pin 4) | SPI clock input | Accepts up to 5MHz clock (≥1.7V VLOGIC); timing-critical for high-speed wiper updates |
| SDI (Pin 5) | SPI data input | Receives instruction and data bytes on rising SCK edge; supports NOP, read, write, and ACR access |
| CS (Pin 6) | Chip select | Active-low enable; rising edge triggers wiper restore after shutdown; required before all SPI transactions |
| RL1 (Pin 7) | DCP1 low terminal | Fixed end of second potentiometer array; used with RH1 and RW1 to form 3-terminal divider or 2-terminal rheostat |
| RW1 (Pin 8) | DCP1 wiper | Movable terminal controlled by WR1 register; position determines voltage division ratio or variable resistance value |
| RH1 (Pin 9) | DCP1 high terminal | Fixed end of second potentiometer array; referenced to VCC or other analog rail in voltage divider mode |
| RH0 (Pin 10) | DCP0 high terminal | Fixed end of first potentiometer array; electrically isolated from RH1 for independent channel operation |
| RW0 (Pin 11) | DCP0 wiper | Movable terminal controlled by WR0 register; supports simultaneous or staggered adjustment of both channels |
| RL0 (Pin 12) | DCP0 low terminal | Fixed end of first potentiometer array; tied to GND or bias reference in trimming applications |
| VCC (Pin 13) | Analog supply | Power for resistor arrays and wiper switches; must exceed max DCP terminal voltage (0 to VCC) |
| SDO (Pin 14) | SPI data output | Redundant SDO pin for layout flexibility; electrically identical to Pin 3 |
| NC (Pin 16) | No connect | Unbonded pad; must remain unconnected per datasheet; no internal connection or function |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables independent gain/offset trimming of two signal paths (e.g., differential amplifier feedback and reference leg) on one IC |
| Volatile Wiper Registers (WR0/WR1) | Allows runtime recalibration without nonvolatile memory wear-out; power-on defaults to mid-scale (128) for safe startup |
| VLOGIC = 1.2V support | Eliminates need for level translators when interfacing with modern 1.2V/1.8V SoCs and microcontrollers |
| Shutdown mode with RW-to-RL short | Forces open-circuit between RH and RL while grounding RW through 2kΩ, preventing unintended current flow in powered-down subsystems |
| ±0.15 LSB INL (T option) | Ensures high linearity in closed-loop calibration systems where small-signal accuracy directly impacts measurement fidelity |
| Daisy-chain SPI interface | Supports cascading multiple ISL23425 devices on a single 4-wire bus, reducing GPIO count and PCB routing complexity |
Applications
| Power Supply Margining | RF Power Amplifier Bias Compensation |
|---|---|
Use Scenario: Adjusting output voltage setpoint of DC-DC converters during production test to meet tight tolerance bands. IC Role / Device Role / Timing Role: Dual-channel ISL23425TFRUZ-TK acts as programmable feedback divider for primary and secondary regulation loops. Use Value: Enables automated margin testing across temperature and load conditions using SPI commands, replacing manual trimmer adjustments. | Use Scenario: Dynamically compensating for temperature-induced drift in GaN HEMT gate bias networks. IC Role / Device Role / Timing Role: ISL23425TFRUZ-TK functions as a digitally tuned rheostat in the bias current path of RF PA stages. Use Value: Achieves <±0.5 LSB matching between channels to maintain balanced quiescent current in push-pull amplifiers. |
| Trimming Sensor Circuits | Gain Adjustment in Battery-Powered Instruments |
Use Scenario: Calibrating offset and span of MEMS pressure sensor signal chains in medical wearable devices. IC Role / Device Role / Timing Role: ISL23425TFRUZ-TK operates in voltage divider mode to adjust reference voltage applied to sensor front-end op-amps. Use Value: Delivers 70Ω wiper resistance and ±0.15 LSB INL to preserve SNR in low-noise, high-gain instrumentation amplifiers. | Use Scenario: Setting programmable gain for audio codec inputs in portable ultrasound scanners. IC Role / Device Role / Timing Role: ISL23425TFRUZ-TK configures as dual rheostats controlling feedback resistors in transimpedance and gain stages. Use Value: Supports 1.7V operation and 1.2µA shutdown current to extend battery life while maintaining 100kΩ adjustment resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | I²C interface only; no VLOGIC pin; 100kΩ, 256-tap, but requires level shifter for sub-1.8V hosts | Lacks shutdown mode with RW-to-RL short; higher 120Ω wiper resistance affects low-voltage gain accuracy | Choose AD5242BRUZ100 only if I²C bus is mandatory and system lacks 1.2V logic compatibility requirements. |
| MCP42100-E/ST | Single-channel only; SPI interface; 100kΩ, 256-tap; no VLOGIC independence-VDD powers both logic and analog sections | Cannot replace dual-channel functionality without two devices; no guaranteed monotonicity below 2.7V supply | Select MCP42100-E/ST only for cost-sensitive single-channel applications where board area and channel count permit duplication. |
Compared with AD5242BRUZ100 and MCP42100-E/ST, the ISL23425TFRUZ-TK uniquely combines dual-channel operation, 1.2V logic compatibility, shutdown-mode safety, and guaranteed monotonicity down to 1.7V-making it optimal for compact, multi-rail industrial and battery-powered systems requiring coordinated analog trimming.
Availability
ISL23425TFRUZ-TK is available at Aetrix Electronics and suitable for power supply margining, RF amplifier biasing, sensor trimming, and portable instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ISL23425TFRUZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with origins in Intersil's precision analog portfolio acquired in 2017.
The ISL23425 series belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) product line, engineered specifically for high-accuracy, low-power, and thermally robust analog trimming in automotive, industrial, and medical equipment.
FAQ
What is the default wiper position of the ISL23425TFRUZ-TK at power-up?
At power-up, both wiper registers (WR0 and WR1) of the ISL23425TFRUZ-TK reset to 0x80 (128 decimal), positioning each wiper at mid-scale-exactly halfway between RH and RL terminals. This ensures predictable, safe startup behavior in voltage divider configurations and avoids transient overvoltage or undervoltage conditions in sensitive analog circuits.
Does the ISL23425TFRUZ-TK support daisy-chaining with other DCPs on the same SPI bus?
Yes, the ISL23425TFRUZ-TK supports daisy-chaining via its SDO pin, which can be configured as push-pull or open-drain output. When configured for open-drain operation (via ACR[1]), multiple ISL23425TFRUZ-TK devices can share a single SDO line, enabling sequential readback of wiper positions without additional GPIOs or bus arbitration logic.
What is the maximum SPI clock frequency supported by the ISL23425TFRUZ-TK at 1.2V VLOGIC?
At VLOGIC = 1.2V, the ISL23425TFRUZ-TK supports a maximum SCK frequency of 1MHz. This is specified in the Serial Interface Specification section (Page 7) and reflects timing constraints imposed by lower-voltage logic thresholds. For higher throughput, operate VLOGIC ≥ 1.7V to enable the full 5MHz SCK rate.
How does the shutdown mode affect the wiper registers and terminal connections in the ISL23425TFRUZ-TK?
In shutdown mode (SHDN bit = 0 in ACR), the ISL23425TFRUZ-TK forces each DCP into an end-to-end open circuit between RH and RL, while internally connecting each RW to its corresponding RL via a 2kΩ resistor. Critically, the WR0 and WR1 register contents are preserved, and wipers return to their pre-shutdown positions within 1.5µs after SHDN deactivation.
Is the ISL23425TFRUZ-TK pin-compatible with other variants in the ISL23425 family, such as ISL23425TFRUZ-T7A?
Yes, the ISL23425TFRUZ-TK is pin-compatible with ISL23425TFRUZ-T7A and all other 16-lead µTQFN variants of the ISL23425 family. Both share identical pinout, package dimensions (2.6mm × 1.8mm), thermal pad layout, and electrical specifications-the only difference is tape-and-reel packaging quantity (1k vs 250 units).
ISL23425TFRUZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 16-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-UTQFN (2.6x1.8)
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23425TFRUZ-TK FAQ
1.How can I place an order for ISL23425TFRUZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23425TFRUZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23425TFRUZ-TK reliable?
The price and inventory of ISL23425TFRUZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23425TFRUZ-TK is usually 5 days.
3.What payment methods are accepted for ISL23425TFRUZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23425TFRUZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23425TFRUZ-TK?
ISL23425TFRUZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23425TFRUZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23425TFRUZ-TK?
For technical support, including ISL23425TFRUZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23425TFRUZ-TK requirements.
6.How does Aetrix verify that ISL23425TFRUZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL23425TFRUZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23425TFRUZ-TK meets industry standards.
7.What is the process for return or replacement of ISL23425TFRUZ-TK?
All ISL23425TFRUZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL23425TFRUZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23425TFRUZ-TK part is unused and in its original packaging.
Return procedure for ISL23425TFRUZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23425TFRUZ-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

