Renesas ISL23425TFVZ-TK
- Part No.:
- ISL23425TFVZ-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL23425TFVZ-TK.pdf
- Description:
- IC DGT POT 100KOHM 256TP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23425TFVZ-TK from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with SPI interface, 100kΩ end-to-end resistance, 16-lead µTQFN package, and extended industrial temperature range (–40°C to +125°C). It functions as two independent programmable resistive dividers for precision analog trimming in battery-powered instrumentation and power supply margining.
For engineers reviewing the ISL23425TFVZ-TK datasheet, ISL23425TFVZ-TK pinout, ISL23425TFVZ-TK application, or ISL23425TFVZ-TK equivalent, key selection criteria include its dual-channel 256-tap resolution, independent VLOGIC (1.2V–5.5V) enabling direct low-voltage bus interfacing, shutdown mode with open-circuit DCP terminals, and wiper settling time of 300 ns in large-signal transitions.
Technical Context
The ISL23425TFVZ-TK integrates two monolithic CMOS DCP cores with make-before-break wiper switching, each controlled by an 8-bit volatile Wiper Register (WR0/WR1). Its SPI interface operates in Mode 0 (CPOL = 0, CPHA = 0), supporting daisy-chaining and up to 5 MHz clock frequency at VLOGIC ≥ 1.7V.
It features independent analog (VCC = 1.7V–5.5V) and logic (VLOGIC = 1.2V–5.5V) supplies, enabling direct connection to sub-1.8V microcontrollers without level shifters. Shutdown mode disconnects resistor arrays and internally connects each RW to RL via a 2 kΩ path, reducing system leakage and power consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100 kΩ - defines full-scale voltage division range and sets current-handling capability in rheostat mode |
| Taps per channel | 256 - provides 8-bit resolution (≈0.39% step size) for fine-grained analog parameter control |
| VLOGIC range | 1.2 V to 5.5 V - enables native interfacing with 1.2V, 1.8V, 3.3V, or 5V logic without external level translation |
| Wiper settling time | 300 ns - ensures fast response during dynamic calibration or real-time gain adjustment loops |
| Operating temperature | –40°C to +125°C - supports deployment in automotive under-hood, industrial motor drives, and telecom infrastructure |
| Shutdown current | ≤1.2 µA @ VCC = 1.7V, VLOGIC = 1.2V - minimizes quiescent drain in always-on systems with periodic calibration |
| INL (voltage divider) | ±0.15 LSB - guarantees monotonicity and ≤0.06% full-scale linearity error across all taps for accurate sensor biasing |
Pinout & Package
ISL23425TFVZ-TK is housed in a 16-lead, 2.6 mm × 1.8 mm, 0.5 mm pitch µTQFN package (RoHS-compliant, Pb-free, MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (pins 1, 5, 6, 15) | Ground reference | Four dedicated ground pins reduce impedance and improve noise immunity for both analog and digital sections |
| VLOGIC (pin 16) | Digital supply input | Power source for SPI interface logic; decoupled from VCC to enable mixed-voltage system integration |
| SDO (pin 14) | SPI data output | Configurable push-pull or open-drain output; tri-stated when CS is high to prevent bus contention |
| SCK (pin 12) | SPI clock input | Accepts up to 5 MHz clock (≥1.7V) or 1 MHz (1.2V–1.6V); timing-critical for register read/write synchronization |
| SDI (pin 13) | SPI data input | Receives instruction and data bytes on rising edge; supports NOP, ACR access, and WR0/WR1 read/write |
| CS (pin 11) | Chip select | Active-low enable; rising edge triggers wiper recall from shutdown and initiates SPI transaction framing |
| RH0/RH1 (pins 11, 3) | DCP0/DCP1 high terminal | Analog "top" node of each potentiometer; voltage must remain ≤ VCC to avoid latch-up |
| RL0/RL1 (pins 13, 7) | DCP0/DCP1 low terminal | Analog "bottom" node; tied to GND or reference in voltage divider configurations |
| RW0/RW1 (pins 12, 9) | DCP0/DCP1 wiper | Programmable tap point; delivers interpolated voltage/resistance; exhibits 70 Ω typical wiper resistance at 3.3V |
| VCC (pin 8) | Analog supply | Power for resistor array and wiper switches; independent of VLOGIC, allowing wide analog signal swing (0 to VCC) |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous, independent trimming of two analog paths (e.g., differential amplifier gain and offset) |
| VLOGIC-independent operation | Eliminates need for external level shifters when interfacing with ultra-low-voltage MCUs (1.2V I/O) |
| Power-on reset to mid-scale | Guarantees known initial state (tap 128) for safe startup in margining and bias circuits |
| Shutdown mode with open-circuit DCP | Removes potentiometer from signal path entirely, preventing loading or leakage in standby states |
| DCP-to-DCP matching | ±0.5 LSB wiper voltage matching between channels ensures consistent performance in dual-path applications |
Applications
| Power Supply Margining | RF Power Amplifier Bias Compensation |
|---|---|
Use Scenario: Adjusting reference voltage inputs to DC-DC controllers during production test to verify regulation tolerance margins. IC Role / Device Role / Timing Role: Dual-channel ISL23425TFVZ-TK acts as programmable voltage divider for upper/lower feedback nodes, enabling automated ±5% margin sweeps. Use Value: Replaces mechanical trimpots with repeatable, non-volatile-programmable settings; eliminates manual calibration and improves test throughput. | Use Scenario: Dynamically compensating for temperature-induced drift in GaN HEMT gate bias networks across –40°C to +125°C. IC Role / Device Role / Timing Role: ISL23425TFVZ-TK configures bias voltage dividers for dual-stage amplifiers, with wiper positions updated via MCU SPI based on thermal sensor readings. Use Value: Achieves <±2 mV bias stability over temperature using ratiometric TCV of 2.3 ppm/°C (100kΩ option), reducing PA gain variation. |
| Trimming Sensor Circuits | Gain Adjustment in Battery-Powered Instruments |
Use Scenario: Calibrating zero-offset and full-scale gain of MEMS pressure sensor front-ends during final test. IC Role / Device Role / Timing Role: ISL23425TFVZ-TK serves as precision trim network in Wheatstone bridge excitation and instrumentation amplifier feedback paths. Use Value: Delivers ±0.15 LSB INL and 70 Ω wiper resistance to minimize gain error and thermal EMF in low-level analog signal chains. | Use Scenario: User-adjustable gain control in handheld multimeters or portable oscilloscopes powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: ISL23425TFVZ-TK implements low-power, software-controlled gain scaling in transimpedance and PGA stages. Use Value: Draws only 1.2 µA in shutdown and supports 1.7V VCC operation, extending battery life while maintaining 256-step resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | I²C interface only; no VLOGIC independence; 14-lead TSSOP; 100kΩ, 256-tap; ±30% RH-RL tolerance | Lacks dual-supply flexibility; requires level shifter for 1.2V/1.8V hosts; higher resistance tolerance impacts precision trimming | Choose when I²C bus is preferred and VLOGIC/VCC separation is unnecessary |
| MCP42050-I/ST | Single-channel only; SPI interface; 50kΩ nominal; 14-lead TSSOP; no shutdown mode; 1.8V–5.5V VDD only | Cannot replace dual-channel functionality without board redesign; missing shutdown reduces system-level power savings | Use only for cost-sensitive, single-pot applications where dual-channel operation is not required |
Compared with AD5242BRUZ100 and MCP42050-I/ST, the ISL23425TFVZ-TK uniquely combines dual 256-tap channels, independent VLOGIC support down to 1.2V, guaranteed shutdown isolation, and tighter ±2% RH-RL resistance tolerance-making it optimal for high-precision, low-power, mixed-voltage embedded trimming.
Availability
ISL23425TFVZ-TK is available at Aetrix Electronics and suitable for power supply margining, RF amplifier bias compensation, sensor trimming, and battery-powered instrument gain adjustment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ISL23425TFVZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with origins in Intersil's precision analog portfolio.
The ISL23425TFVZ-TK belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) family, engineered specifically for high-accuracy, low-power, and mixed-voltage analog parameter tuning in industrial, automotive, and portable electronics.
FAQ
What is the default wiper position of the ISL23425TFVZ-TK after power-up?
Upon power-up, both wiper registers (WR0 and WR1) of the ISL23425TFVZ-TK reset to 0x80 (128 decimal), positioning each wiper at the exact mid-scale tap (50% resistance ratio). This behavior is guaranteed across the full operating temperature range (–40°C to +125°C) and ensures a known, safe starting state for voltage divider or rheostat configurations before host initialization.
Does the ISL23425TFVZ-TK support daisy-chaining multiple devices on a single SPI bus?
Yes, the ISL23425TFVZ-TK supports daisy-chaining via its SPI interface: the SDO output of one device connects to the SDI input of the next, with shared SCK, CS, and VLOGIC lines. Each device responds only when its CS is asserted, enabling compact multi-channel trimming with minimal GPIO usage-ideal for systems requiring coordinated adjustment of multiple analog parameters.
What is the maximum allowable voltage on the DCP terminals (RH, RL, RW) of the ISL23425TFVZ-TK?
The absolute maximum voltage on any DCP terminal (RH0, RH1, RL0, RL1, RW0, RW1) of the ISL23425TFVZ-TK is limited to the VCC supply voltage-not to 6.0V as stated in Absolute Maximum Ratings. Per the datasheet's "Principles of Operation", voltage at any DCP pin must not exceed VCC during power-up or normal operation to prevent latch-up or reliability degradation.
How does the shutdown mode affect the wiper connections in the ISL23425TFVZ-TK?
In shutdown mode (SHDN bit = 0 in ACR), the ISL23425TFVZ-TK forces each DCP into an end-to-end open circuit (RH–RL disconnected) and internally connects each RW terminal to its corresponding RL terminal through a 2 kΩ series resistor. This isolates the potentiometer from the signal path while preserving the last programmed wiper register values for immediate recall upon exit.
Can the ISL23425TFVZ-TK be used in rheostat (two-terminal) mode, and what are the key specifications in that configuration?
Yes, the ISL23425TFVZ-TK supports rheostat mode by connecting either RH or RL to the wiper (RW) and using the remaining two terminals. In this mode, it delivers 100kΩ total resistance with ±0.3 LSB differential non-linearity (DNL) and 2.1 MI offset error at 1.7V VCC. The wiper resistance remains 70 Ω typical, and the -3dB cutoff frequency is 120 kHz at mid-tap-suitable for DC and low-frequency bias control.
ISL23425TFVZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23425TFVZ-TK FAQ
1.How can I place an order for ISL23425TFVZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23425TFVZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23425TFVZ-TK reliable?
The price and inventory of ISL23425TFVZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23425TFVZ-TK is usually 5 days.
3.What payment methods are accepted for ISL23425TFVZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23425TFVZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23425TFVZ-TK?
ISL23425TFVZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23425TFVZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23425TFVZ-TK?
For technical support, including ISL23425TFVZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23425TFVZ-TK requirements.
6.How does Aetrix verify that ISL23425TFVZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL23425TFVZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23425TFVZ-TK meets industry standards.
7.What is the process for return or replacement of ISL23425TFVZ-TK?
All ISL23425TFVZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL23425TFVZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23425TFVZ-TK part is unused and in its original packaging.
Return procedure for ISL23425TFVZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23425TFVZ-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

