Renesas ISL23425WFRUZ-T7A
- Part No.:
- ISL23425WFRUZ-T7A
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 16-UFQFN
- Datasheet:
-
ISL23425WFRUZ-T7A.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 16UTQFN
- Quantity:
- Payment:

- Shipping:

Inventory:646
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23425WFRUZ-T7A from Renesas (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with SPI interface, 10kΩ total resistance per channel, 1.7V–5.5V analog supply (VCC), and independent 1.2V–5.5V logic supply (VLOGIC). It operates across –40°C to +125°C and is used in precision trimming of sensor circuits and gain adjustment in battery-powered instrumentation.
For engineers reviewing the ISL23425WFRUZ-T7A datasheet, ISL23425WFRUZ-T7A pinout, ISL23425WFRUZ-T7A application, or ISL23425WFRUZ-T7A equivalent, key selection criteria include its 10kΩ resistance option, µTQFN-16 package, wiper settling time of 300 ns, shutdown mode with end-to-end open circuit, and guaranteed monotonicity in both voltage divider and rheostat modes.
Technical Context
The ISL23425WFRUZ-T7A integrates two independent DCP cores on a monolithic CMOS IC, each with an 8-bit volatile Wiper Register (WR0/WR1) directly accessible via SPI Mode 0. Wiper position is updated on CS rising edge with 300 ns large-signal settling time, and power-on defaults to mid-scale (128 decimal).
Its dual-rail architecture separates analog (VCC) and digital (VLOGIC) supplies, enabling direct interfacing with 1.2V microcontrollers without level shifters. Shutdown mode disconnects resistor arrays and shorts each RW to RL through a 2kΩ internal path, reducing leakage and isolating signal paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ per DCP channel - defines full-scale range for voltage division or variable resistance applications. |
| Tap Count | 256 linear steps - enables 3.9 mV/LSB resolution at 1V span in voltage divider mode. |
| VCC Range | 1.7V to 5.5V - supports single-cell Li-ion, 3.3V, and 5V analog domains without external regulation. |
| VLOGIC Range | 1.2V to 5.5V - allows direct connection to ultra-low-voltage MCUs (e.g., ARM Cortex-M0+) without translation. |
| Wiper Settling Time | 300 ns (large-signal) - ensures fast reconfiguration in closed-loop bias control or dynamic calibration. |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive sensors and industrial motor drives. |
| Shutdown Current | 1.2 µA @ VCC = 1.7V, VLOGIC = 1.2V - minimizes quiescent drain in always-on battery systems. |
Pinout & Package
ISL23425WFRUZ-T7A is packaged in a 16-lead 2.6 mm × 1.8 mm µTQFN (L16.2.6x1.8A), RoHS-compliant, with exposed thermal pad. Pin 1 marked by dot; pin 7 is NC (not connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 5, 6, 15) | Ground reference | Four dedicated ground pins reduce impedance and improve noise immunity in dual-channel operation. |
| VLOGIC (Pin 2) | Digital supply rail | Independent logic power input enabling 1.2V SPI compatibility without level-shifting circuitry. |
| SDO (Pin 3) | SPI data output | Configurable Push-Pull or Open-Drain output; tri-stated when CS is high. |
| SCK (Pin 4) | SPI clock input | Rising-edge sampled; supports up to 5 MHz (≥1.7V VLOGIC) or 1 MHz (1.2–1.6V VLOGIC). |
| SDI (Pin 5) | SPI data input | Accepts instruction and data bytes; MSB-first protocol with no parity or stop bits. |
| CS (Pin 6) | Chip select | Active-low enable; rising edge triggers wiper update and initiates shutdown exit sequence. |
| RL1 (Pin 7) | DCP1 low terminal | Fixed end of second potentiometer array; tied to GND in voltage divider configurations. |
| RW1 (Pin 8) | DCP1 wiper | Movable terminal; resistance between RW1 and RL1 increases monotonically with WR1 value. |
| RH1 (Pin 9) | DCP1 high terminal | Fixed end of second potentiometer array; tied to VCC in standard voltage divider use. |
| RH0 (Pin 10) | DCP0 high terminal | Fixed end of first potentiometer array; used for biasing RF power amplifier stages. |
| RW0 (Pin 11) | DCP0 wiper | Primary adjustment node for sensor offset trimming; 70 Ω typical wiper resistance at 3.3V. |
| RL0 (Pin 12) | DCP0 low terminal | Reference node for first DCP; connects to system ground or feedback point in closed-loop designs. |
| VCC (Pin 13) | Analog supply | Power for resistor array and wiper switches; must exceed all DCP terminal voltages (0–VCC). |
| SDO (Pin 14) | SPI data output (duplicate) | Redundant SDO pin for layout flexibility in dense PCB routing; electrically identical to Pin 3. |
| GND (Pin 16) | Ground reference | Additional ground connection improves thermal dissipation and reduces ground bounce in high-speed SPI bursts. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous calibration of two independent analog paths (e.g., differential sensor front-end + reference buffer). |
| Volatile Wiper Registers (WR0/WR1) | Allows real-time, non-destructive wiper updates during operation; no EEPROM wear-out concerns. |
| Independent VLOGIC rail | Eliminates need for external level shifters when interfacing with sub-1.8V logic families (e.g., 1.2V I/O banks). |
| Shutdown mode with RW-to-RL short | Provides safe open-circuit isolation while preserving last wiper setting; critical for fail-safe power amplifier bias control. |
| Guaranteed monotonicity | Ensures predictable, stepwise resistance change in rheostat mode-required for stable loop compensation networks. |
| Extended temperature grade | Validated operation from –40°C to +125°C supports deployment in engine control units and industrial PLC modules. |
Applications
| Power Supply Margining | Trimming Sensor Circuits |
|---|---|
Use Scenario: Adjusting output voltage setpoint of DC-DC converters during production test to meet ±0.5% tolerance. IC Role / Device Role / Timing Role: Dual DCP acts as programmable voltage divider on FB pin; one channel sets nominal voltage, the other injects margin offset. Use Value: Enables automated, software-controlled margin testing without hardware changes or manual potentiometer adjustments. | Use Scenario: Compensating offset drift in MEMS pressure transducers over temperature in automotive cabin sensors. IC Role / Device Role / Timing Role: ISL23425WFRUZ-T7A provides adjustable zero-point correction in the signal conditioning stage before ADC. Use Value: Achieves <±1 LSB INL over –40°C to +125°C using factory-calibrated wiper values stored in host MCU memory. |
| Gain Adjustment in Battery Powered Instruments | RF Power Amplifier Bias Compensation |
Use Scenario: Dynamically scaling gain of low-noise amplifier in portable ultrasound probe to maintain SNR across varying battery voltage. IC Role / Device Role / Timing Role: Configured as rheostat between op-amp feedback path and ground; wiper updated every 100 ms based on VBAT reading. Use Value: Maintains consistent signal amplitude despite 4.2V → 3.0V battery discharge, extending usable runtime by 18%. | Use Scenario: Stabilizing quiescent current (IQ) of GaN RF PA under varying junction temperature in 5G base station radios. IC Role / Device Role / Timing Role: DCP0 adjusts gate bias voltage; DCP1 trims source degeneration resistance to counteract thermal drift. Use Value: Reduces IQ variation from ±22% to ±3.1% over 100°C range, improving linearity and PAE consistency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | I²C interface only; no VLOGIC rail; 10kΩ, 256-tap, but requires level shifter for <1.8V hosts. | Lacks shutdown mode with RW-to-RL short; no guaranteed monotonicity in rheostat mode per datasheet. | Prefer when I²C bus is already dominant and dual-rail isolation is not required. |
| MCP42010-I/ST | Single-channel only; SPI interface; 10kΩ, 256-tap; no independent VLOGIC; max VCC = 5.5V only. | No extended temperature rating (–40°C to +85°C only); higher wiper resistance (120 Ω typ). | Select for cost-sensitive, single-channel applications where industrial temp grade is unnecessary. |
Compared with AD5242BRUZ10 and MCP42010-I/ST, the ISL23425WFRUZ-T7A uniquely delivers dual-channel operation with independent logic/analog rails, guaranteed monotonicity, and a true shutdown state-making it optimal for high-reliability, multi-parameter calibration in harsh environments.
Availability
ISL23425WFRUZ-T7A is available at Aetrix Electronics and suitable for power supply margining, sensor trimming, battery-powered instrument gain control, and RF amplifier bias compensation requiring stable component supply across extended temperature ranges.
Supply support for ISL23425WFRUZ-T7A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full technical and supply chain responsibility for the ISL23425 family.
The ISL23425 product line was designed for precision analog trimming in space-constrained, low-power, and high-temperature applications-emphasizing dual-channel integration, rail-to-rail compatibility, and robust digital interface resilience.
FAQ
What is the resistance tolerance and temperature coefficient of the ISL23425WFRUZ-T7A?
The ISL23425WFRUZ-T7A has a total resistance tolerance of ±2% and an end-to-end temperature coefficient of 125 ppm/°C (typical) over –40°C to +125°C. These values are specified for the 10kΩ resistance option (W suffix) and are measured across the RH–RL terminals with wiper unconnected. The ratiometric temperature coefficient (TCV) is 8 ppm/°C at tap 0x80, ensuring stable voltage division ratios across temperature.
Does the ISL23425WFRUZ-T7A retain wiper settings after power cycling?
No, the ISL23425WFRUZ-T7A uses volatile Wiper Registers (WR0/WR1). Upon power-up, both wipers reset to mid-scale (128 decimal / 0x80). Host firmware must reinitialize the registers via SPI after each power-on event. This eliminates EEPROM wear concerns but requires boot-time calibration routines in the system controller.
Can the ISL23425WFRUZ-T7A be used in rheostat mode with only two terminals?
Yes, the ISL23425WFRUZ-T7A supports true rheostat configuration: connect either RH or RL to the signal path and leave the other floating, using RW as the variable terminal. Its datasheet guarantees monotonicity and specifies RINL (±2.0 LSB) and RDNL (±1 LSB) for this mode at VCC = 2.7–5.5V, making it suitable for programmable gain and bias networks.
What is the maximum SPI clock frequency supported by the ISL23425WFRUZ-T7A?
The ISL23425WFRUZ-T7A supports up to 5 MHz SCK frequency when VLOGIC ≥ 1.7V. At lower logic voltages (1.2V–1.6V), the maximum SCK frequency is reduced to 1 MHz to ensure reliable timing margins. All SPI timing parameters-including tSU, tH, tWH, and tWL-are fully characterized and guaranteed across the full operating temperature range.
How does the shutdown mode function in the ISL23425WFRUZ-T7A?
In shutdown mode (enabled via SHDN bit in ACR), each DCP channel is forced into an end-to-end open circuit, and each RW terminal is internally connected to its corresponding RL terminal through a 2kΩ resistor. This isolates the analog signal path while preserving the last wiper register value. Exit from shutdown occurs on CS rising edge, with wiper recall completed within 1.5 µs.
ISL23425WFRUZ-T7A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 16-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 125ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-UTQFN (2.6x1.8)
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23425WFRUZ-T7A FAQ
1.How can I place an order for ISL23425WFRUZ-T7A through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23425WFRUZ-T7A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23425WFRUZ-T7A reliable?
The price and inventory of ISL23425WFRUZ-T7A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23425WFRUZ-T7A is usually 5 days.
3.What payment methods are accepted for ISL23425WFRUZ-T7A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23425WFRUZ-T7A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23425WFRUZ-T7A?
ISL23425WFRUZ-T7A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23425WFRUZ-T7A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23425WFRUZ-T7A?
For technical support, including ISL23425WFRUZ-T7A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23425WFRUZ-T7A requirements.
6.How does Aetrix verify that ISL23425WFRUZ-T7A is sourced from the original manufacturer or authorized distributors?
All ISL23425WFRUZ-T7A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23425WFRUZ-T7A meets industry standards.
7.What is the process for return or replacement of ISL23425WFRUZ-T7A?
All ISL23425WFRUZ-T7A units undergo pre-shipment inspection (PSI). If there is an issue with ISL23425WFRUZ-T7A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23425WFRUZ-T7A part is unused and in its original packaging.
Return procedure for ISL23425WFRUZ-T7A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23425WFRUZ-T7A Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

