Renesas ISL23425WFRUZ-TK
- Part No.:
- ISL23425WFRUZ-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 16-UFQFN
- Datasheet:
-
ISL23425WFRUZ-TK.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 16UTQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23425WFRUZ-TK from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with SPI interface, 10kΩ total resistance, 16-lead µTQFN package, and extended industrial temperature range (–40°C to +125°C). It functions as two independent programmable resistive dividers or rheostats in low-power, battery-operated systems requiring precise analog trimming.
For engineers reviewing the ISL23425WFRUZ-TK datasheet, ISL23425WFRUZ-TK pinout, ISL23425WFRUZ-TK application, or ISL23425WFRUZ-TK equivalent, key selection criteria include its 1.2V–5.5V VLOGIC independence, 70Ω typical wiper resistance at 3.3V, shutdown mode with end-to-end open circuit, ±3mA max wiper current, and daisy-chainable SPI interface for multi-DCP configurations.
Technical Context
The ISL23425WFRUZ-TK integrates two monolithic CMOS DCP cores with make-before-break switching, volatile 8-bit wiper registers (WR0/WR1), and an SPI Mode 0 slave interface operating up to 5MHz (≥1.7V VLOGIC) or 1MHz (1.2V–1.6V VLOGIC). Each DCP supports voltage divider or rheostat modes with guaranteed monotonicity and ratiometric temperature coefficient as low as 8ppm/°C (W option).
Its dual-supply architecture separates analog power (VCC = 1.7V–5.5V) from logic supply (VLOGIC = 1.2V–5.5V), enabling direct interfacing with low-voltage microcontrollers without level shifters. Shutdown mode forces RWi to RLi via internal 2kΩ resistors while maintaining WR register contents.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 10kΩ - defines full-scale analog adjustment range in voltage divider or rheostat configurations |
| Tap count | 256 - provides 8-bit resolution (≈0.39% step size) for fine-grained parameter tuning |
| VLOGIC range | 1.2V to 5.5V - enables direct connection to 1.2V/1.8V/3.3V/5V logic without external level translation |
| Wiper resistance | 70Ω typical @ 3.3V - minimizes signal path error and loading effects in precision gain/offset circuits |
| Supply current (standby) | 1.2µA @ VCC/VLOGIC = 1.7V/1.2V - supports ultra-low-power battery operation over full temperature range |
| Operating temperature | –40°C to +125°C - qualified for automotive under-hood, industrial control, and harsh-environment applications |
| INL (voltage divider) | ±0.5 LSB - ensures linearity within ±0.2% of full scale for accurate sensor biasing or reference scaling |
| Shutdown mode | End-to-end open circuit + RWi internally connected to RLi - isolates DCP from circuit while preserving wiper position |
Pinout & Package
ISL23425WFRUZ-TK is housed in a 16-lead 2.6mm × 1.8mm µTQFN package (Pb-free, RoHS compliant) with exposed thermal pad. Pinout matches the ISL23425 µTQFN variant per FN7873 Rev 1.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 7) | Ground reference | Dual ground pins reduce impedance and improve noise immunity in mixed-signal routing |
| VLOGIC (Pin 2) | Digital supply | Independent 1.2V–5.5V rail powers SPI interface and control logic; decoupling required |
| SDO (Pin 3) | SPI data output | Configurable Push-Pull or Open-Drain; tri-stated when CS high; supports daisy-chaining |
| SCK (Pin 4) | SPI clock input | Rising-edge sampled input; timing-critical for reliable register access up to 5MHz |
| SDI (Pin 5) | SPI data input | Falling-edge sampled input; accepts instruction + data bytes for WR0/WR1/ACR writes |
| CS (Pin 6) | Chip select | Active-low enable; rising edge triggers wiper settling and exits shutdown mode |
| RL1 (Pin 8) | DCP1 low terminal | Fixed end of second potentiometer; connects to ground or low-side reference in divider mode |
| RW1 (Pin 9) | DCP1 wiper | Movable terminal; position set by WR1 register; delivers adjustable voltage/resistance |
| RH1 (Pin 10) | DCP1 high terminal | Fixed end of second potentiometer; connects to VCC or high-side reference |
| RH0 (Pin 11) | DCP0 high terminal | Fixed end of first potentiometer; used for gain-setting feedback paths or bias networks |
| RW0 (Pin 12) | DCP0 wiper | Primary adjustment node; supports real-time calibration of amplifier gain or sensor offset |
| RL0 (Pin 13) | DCP0 low terminal | Reference node for first potentiometer; tied to system ground or virtual ground |
| VCC (Pin 14) | Analog supply | 1.7V–5.5V rail powers resistor array and wiper switches; must exceed DCP terminal voltages |
| SDO (Pin 15) | SPI data output | Redundant SDO pin for layout flexibility in dense PCBs; electrically identical to Pin 3 |
| NC (Pin 16) | No connect | Not bonded; must remain unconnected per datasheet; no pull-up/down required |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous trimming of two independent analog paths (e.g., differential amplifier gain + offset) |
| VLOGIC independence | Eliminates level-shifter components when interfacing with 1.2V/1.8V MCUs, reducing BOM cost and board area |
| Power-on mid-scale preset | WR0/WR1 initialize to 0x80 (128) at startup, ensuring known default gain/trim state without host initialization |
| Shutdown mode | Reduces system leakage by disconnecting DCP resistors and forcing safe open-circuit state during sleep cycles |
| Daisy-chain SPI support | Allows cascading multiple ISL23425 devices on single bus, minimizing GPIO usage in multi-channel systems |
| Extended temperature range | Validated operation from –40°C to +125°C supports deployment in automotive engine control, industrial motor drives, and outdoor equipment |
Applications
| Power Supply Margining | RF Power Amplifier Bias Compensation |
|---|---|
Use Scenario: Adjusting output voltage of DC-DC converters during production test to meet tight tolerance specs across temperature and load. IC Role / Device Role / Timing Role: Dual DCP acts as programmable feedback divider for voltage reference, enabling automated margin testing via SPI commands. Use Value: Replaces manual trim pots with digital calibration, achieving ±0.5% output accuracy and eliminating post-manufacturing rework. | Use Scenario: Dynamically compensating for temperature-induced drift in GaN or LDMOS PA bias networks to maintain linearity and efficiency. IC Role / Device Role / Timing Role: ISL23425WFRUZ-TK configures bias voltage and current sources in real time using temperature-sensor feedback. Use Value: Maintains PA EVM < 3% over –40°C to +125°C with 8ppm/°C ratiometric tracking, extending component lifetime. |
| Trimming Sensor Circuits | Gain Adjustment in Battery-Powered Instruments |
Use Scenario: Calibrating zero-offset and span of MEMS pressure or inertial sensors in handheld medical or environmental monitors. IC Role / Device Role / Timing Role: Functions as precision rheostat in bridge completion or op-amp feedback loop to null sensor offset and scale output. Use Value: Achieves < 0.1% full-scale calibration accuracy with 70Ω wiper resistance minimizing gain error in high-Z sensor interfaces. | Use Scenario: Setting variable gain for low-noise amplifiers in portable oscilloscopes or spectrum analyzers powered by Li-ion batteries. IC Role / Device Role / Timing Role: Dual DCP configures programmable gain stages (e.g., PGA feedback network) with SPI-controlled step resolution. Use Value: Delivers 256-step gain control with < 1µA standby current, extending battery life to >12 hours per charge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | Single 256-tap DCP; I²C interface; 10kΩ; 10-lead MSOP; no VLOGIC independence | Lacks dual-channel capability and 1.2V logic compatibility; requires level shifter for sub-1.8V hosts | Select when I²C bus is preferred and only one trimming channel is needed; verify VCC/VIO compatibility |
| MCP42010-I/P | Dual 256-tap DCP; SPI interface; 10kΩ; 14-lead PDIP; VDD = 2.7–5.5V only (no separate logic rail) | No VLOGIC pin - cannot interface directly with 1.2V/1.8V controllers; larger through-hole package | Choose for legacy through-hole designs or where 2.7V minimum logic supply is acceptable |
Compared with AD5170BRMZ-10 and MCP42010-I/P, the ISL23425WFRUZ-TK uniquely supports dual-channel trimming with true 1.2V–5.5V logic independence and µTQFN packaging, making it optimal for space-constrained, ultra-low-voltage embedded systems requiring parallel analog adjustments.
Availability
ISL23425WFRUZ-TK is available at Aetrix Electronics and suitable for power supply margining, RF amplifier bias compensation, sensor trimming, and battery-powered instrument gain control requiring stable component supply across automotive, industrial, and medical device programs.
Supply support for ISL23425WFRUZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with origins in Intersil's precision analog portfolio acquired in 2017.
The ISL23425WFRUZ-TK belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) product line, engineered for high-accuracy, low-power analog parameter adjustment in battery-operated and thermally demanding applications.
FAQ
What is the total resistance value of the ISL23425WFRUZ-TK?
The ISL23425WFRUZ-TK has a nominal total resistance of 10kΩ between RH and RL terminals for both integrated potentiometers. This value is confirmed in the Ordering Information table (W option) and Analog Specifications section of FN7873 Rev 1.00, with ±20% tolerance over temperature. The 10kΩ value directly determines voltage division ratios and rheostat impedance ranges in circuit implementations.
Does the ISL23425WFRUZ-TK retain wiper settings after power cycling?
No, the ISL23425WFRUZ-TK uses volatile wiper registers (WR0 and WR1). Upon power-up, both wipers reset to mid-scale (128 decimal / 0x80), as specified in the datasheet's "Principles of Operation" section. To restore custom positions, the host MCU must reprogram WR0/WR1 via SPI after each power-on sequence.
Can the ISL23425WFRUZ-TK operate with a 1.2V logic supply while VCC is at 5V?
Yes, the ISL23425WFRUZ-TK supports independent supplies: VLOGIC can be as low as 1.2V while VCC operates up to 5.5V. This is explicitly stated in the Recommended Operating Conditions and enabled by its internal level translator. The device accepts 1.2V logic signals directly on SCK, SDI, CS, and SDO without external level shifting.
What is the maximum wiper current rating for the ISL23425WFRUZ-TK?
The absolute maximum wiper current for the ISL23425WFRUZ-TK is ±6mA for short durations (≤10 seconds), but the recommended operating limit is ±3mA continuous. Exceeding ±3mA risks increased wiper resistance drift and long-term reliability degradation, as defined in the Recommended Operating Conditions table on page 4 of FN7873 Rev 1.00.
How does the shutdown mode function in the ISL23425WFRUZ-TK?
In shutdown mode (activated by setting SHDN bit in ACR register), the ISL23425WFRUZ-TK forces each DCP into an end-to-end open circuit while internally connecting RWi to RLi via a 2kΩ resistor. This isolates the potentiometer from the signal path, reduces system leakage, and preserves WR register values for instant restoration upon exit - all detailed in Figure 25 and Section "Shutdown Function" of FN7873 Rev 1.00.
ISL23425WFRUZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 16-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 125ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-UTQFN (2.6x1.8)
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23425WFRUZ-TK FAQ
1.How can I place an order for ISL23425WFRUZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23425WFRUZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23425WFRUZ-TK reliable?
The price and inventory of ISL23425WFRUZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23425WFRUZ-TK is usually 5 days.
3.What payment methods are accepted for ISL23425WFRUZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23425WFRUZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23425WFRUZ-TK?
ISL23425WFRUZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23425WFRUZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23425WFRUZ-TK?
For technical support, including ISL23425WFRUZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23425WFRUZ-TK requirements.
6.How does Aetrix verify that ISL23425WFRUZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL23425WFRUZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23425WFRUZ-TK meets industry standards.
7.What is the process for return or replacement of ISL23425WFRUZ-TK?
All ISL23425WFRUZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL23425WFRUZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23425WFRUZ-TK part is unused and in its original packaging.
Return procedure for ISL23425WFRUZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23425WFRUZ-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

