Renesas ISL23425WFVZ-TK
- Part No.:
- ISL23425WFVZ-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL23425WFVZ-TK.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23425WFVZ-TK from Renesas Electronics (formerly Intersil) is a dual, volatile, 256-tap digitally controlled potentiometer (DCP) with SPI interface, 10kΩ total resistance, 1.7V–5.5V analog supply (VCC), and independent 1.2V–5.5V logic supply (VLOGIC). It delivers 70Ω typical wiper resistance at 3.3V and operates across –40°C to +125°C for trimming sensor circuits and gain adjustment in battery-powered instruments.
For engineers reviewing the ISL23425WFVZ-TK datasheet, ISL23425WFVZ-TK pinout, ISL23425WFVZ-TK application, or ISL23425WFVZ-TK equivalent, key selection considerations include its dual-channel architecture, mid-scale power-on reset, shutdown mode with end-to-end open circuit, low standby current (1.2µA at 1.7V/1.2V), and TSSOP-14 package compatibility with space-constrained industrial designs.
Technical Context
The ISL23425WFVZ-TK integrates two independent DCP cores on a monolithic CMOS IC, each with an 8-bit volatile wiper register (WR0/WR1) directly accessible via SPI Mode 0. Wiper positioning uses make-before-break switching, ensuring monotonic resistance transitions between RH, RW, and RL terminals.
It supports daisy-chained SPI configurations and features VLOGIC-independent bus operation down to 1.2V - eliminating level shifters when interfacing with low-voltage microcontrollers. Shutdown mode disconnects resistor arrays while preserving WR register contents, enabling rapid reactivation with <1.5µs recall time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ - sets full-scale voltage divider range and current limiting capability in bias networks |
| Wiper Resistance | 70Ω typical @ 3.3V - minimizes signal path error in precision gain control applications |
| Supply Range (VCC) | 1.7V to 5.5V - enables direct integration into mixed-voltage systems without LDO overhead |
| Logic Supply (VLOGIC) | 1.2V to 5.5V - allows native SPI communication with 1.2V I/O microcontrollers |
| Standby Current | 1.2µA @ VCC=1.7V/VLOGIC=1.2V - extends battery life in always-on sensor nodes |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive and industrial motor control environments |
| Wiper Settling Time | 300ns large-signal - supports dynamic real-time calibration loops up to ~3 MHz update rate |
Pinout & Package
ISL23425WFVZ-TK is housed in a Pb-free, RoHS-compliant 14-lead TSSOP package (M14.173), optimized for automated assembly and thermal performance (θJA = 112°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 7) | Ground reference | Common return for analog and digital sections; requires low-impedance PCB plane |
| VLOGIC (Pin 2) | Digital supply input | Powers SPI interface independently; accepts 1.2V–5.5V to match host MCU I/O voltage |
| SDO (Pin 3) | SPI data output | Configurable Push-Pull or Open-Drain; tri-states when CS is high |
| SCK (Pin 4) | SPI clock input | Rising-edge sampled; supports up to 5MHz (≥1.7V) or 1MHz (1.2V–1.6V) |
| SDI (Pin 5) | SPI data input | Accepts instruction and data bytes; MSB-first protocol with no parity |
| CS (Pin 6) | Chip select | Active-low enable; rising edge triggers wiper recall from shutdown mode |
| RL1 (Pin 8) | DCP1 low terminal | Fixed end of second potentiometer array; connects to ground or reference node |
| RW1 (Pin 9) | DCP1 wiper | Adjustable output node; resistance to RL1/RH1 varies per WR1 register value |
| RH1 (Pin 10) | DCP1 high terminal | Fixed end of second potentiometer array; connects to VCC or bias voltage |
| RH0 (Pin 11) | DCP0 high terminal | Fixed end of first potentiometer array; used in dual-rail or differential configurations |
| RW0 (Pin 12) | DCP0 wiper | Primary adjustable node for gain/offset tuning; default position = 128 (mid-scale) |
| RL0 (Pin 13) | DCP0 low terminal | Fixed end of first potentiometer array; ties to system ground or feedback point |
| VCC (Pin 14) | Analog supply | Powers resistor array and wiper switches; must exceed max DCP terminal voltage |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-tap DCPs | Enables simultaneous gain/offset trimming in single-supply op-amp stages without external components |
| Volatile wiper registers (WR0/WR1) | Allows runtime recalibration; retains settings only during active power - simplifies factory programming flow |
| Independent VLOGIC supply | Eliminates level-shifter ICs when interfacing with 1.2V/1.8V microcontrollers, reducing BOM count and layout area |
| Shutdown mode with 2kΩ internal RL short | Isolates DCP from signal path while maintaining register state - critical for power-gated subsystems |
| Mid-scale power-on reset (128) | Guarantees known initial gain/attenuation at startup, preventing transient overdrive in amplifier chains |
| ±0.5 LSB INL (voltage divider mode) | Ensures linearity-critical applications like sensor offset correction meet 12-bit effective resolution |
Applications
| Power Supply Margining | Trimming Sensor Circuits |
|---|---|
Use Scenario: Adjusting reference voltage thresholds in DC-DC converter feedback loops to validate stability margins across temperature and load. IC Role / Device Role / Timing Role: Dual DCP acts as programmable voltage divider for VREF and COMP pins, enabling automated margin testing via SPI. Use Value: Replaces manual trim pots with repeatable, traceable digital calibration - reduces test time by >60% in production ATE. | Use Scenario: Compensating zero-point drift in bridge-based pressure sensors operating from –40°C to +125°C. IC Role / Device Role / Timing Role: ISL23425WFVZ-TK provides matched, temperature-stable offset nulling in instrumentation amplifier front-ends. Use Value: Achieves <±2 LSB matching between DCP0/DCP1 channels, enabling sub-0.1% FSO calibration without laser trimming. |
| Gain Adjustment in Battery Powered Instruments | RF Power Amplifier Bias Compensation |
Use Scenario: Dynamically scaling transimpedance gain in portable optical pulse oximeters to maintain SNR across varying LED drive currents. IC Role / Device Role / Timing Role: ISL23425WFVZ-TK configures feedback resistance in TIAs, updated in real time via low-power SPI bursts. Use Value: 1.2µA standby current extends coin-cell life to >5 years; 300ns wiper settling supports 1kHz sampling rates. | Use Scenario: Stabilizing quiescent current in GaN RF PAs subject to thermal drift during transmit bursts. IC Role / Device Role / Timing Role: Dual DCP adjusts gate bias voltages for driver and final-stage transistors using separate WR registers. Use Value: 10kΩ resistance and 125ppm/°C tempco minimize PA gain variation (<0.3 dB) over full industrial range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | I²C interface only; no VLOGIC independence; 10kΩ, 256-tap, ±30% RH-RL tolerance | Lacks 1.2V logic compatibility and shutdown mode; higher tempco (350ppm/°C) | Choose for I²C-only systems where level shifting is acceptable and ultra-low standby current is not required. |
| MCP42010-I/P | Single-channel; SPI interface; 10kΩ, 256-tap; no VLOGIC pin; 100µA typical ICC active | No dual-channel capability; higher power consumption; limited to 0°C–70°C commercial grade | Select when only one adjustable resistor is needed and extended temperature operation is unnecessary. |
Compared with AD5242BRUZ10 and MCP42010-I/P, the ISL23425WFVZ-TK uniquely combines dual-channel operation, 1.2V logic compatibility, shutdown isolation, and –40°C to +125°C qualification - making it the only option for compact, battery-efficient, high-reliability industrial sensor and power management designs.
Availability
ISL23425WFVZ-TK is available at Aetrix Electronics and suitable for power supply margining, trimming sensor circuits, gain adjustment in battery powered instruments, RF power amplifier bias compensation, and industrial embedded control requiring stable component supply across extended temperature ranges.
Supply support for ISL23425WFVZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation through high-performance, reliable analog and mixed-signal solutions.
The ISL23425WFVZ-TK belongs to Renesas' XDCP™ (eXternally Digitally Controlled Potentiometer) product line, engineered specifically for precision analog trimming, calibration, and bias control in harsh-environment industrial, automotive, and portable electronics.
FAQ
What is the default wiper position of the ISL23425WFVZ-TK at power-up?
The ISL23425WFVZ-TK powers up with both wiper registers (WR0 and WR1) preset to 0x80 (128 decimal), placing each wiper at mid-scale - i.e., 50% of total resistance between RH and RL terminals. This ensures predictable, safe startup behavior in amplifier gain and sensor offset circuits without requiring initialization firmware.
Does the ISL23425WFVZ-TK support daisy-chaining multiple devices on a single SPI bus?
Yes, the ISL23425WFVZ-TK supports daisy-chaining via its SPI interface. The SDO output can drive the SDI input of the next device in the chain, allowing sequential configuration of multiple DCPs using a single chip select (CS) line and shared SCK/SDI signals - reducing GPIO usage in multi-channel calibration systems.
What is the maximum SPI clock frequency supported by the ISL23425WFVZ-TK?
The ISL23425WFVZ-TK supports up to 5MHz SCK frequency when VLOGIC ≥ 1.7V. At lower logic supplies (1.2V–1.6V), the maximum clock rate is reduced to 1MHz to ensure reliable timing margins. All timing parameters - including tSU, tH, tWH, and tWL - are specified and guaranteed across this range.
How does the shutdown mode affect the wiper registers and DCP terminals in the ISL23425WFVZ-TK?
In shutdown mode (SHDN bit = 0 in ACR), the ISL23425WFVZ-TK forces each DCP into end-to-end open circuit while internally connecting RWi to RLi through a 2kΩ resistor. Critically, the WR0 and WR1 register values are retained, enabling immediate restoration of the prior wiper position upon exit - with <1.5µs recall time after CS rising edge.
Can the ISL23425WFVZ-TK be used in ratiometric applications where VCC serves as the reference voltage?
Yes, the ISL23425WFVZ-TK is well-suited for ratiometric configurations. Its DCP terminals (RH, RW, RL) operate within 0V to VCC, and its ratiometric temperature coefficient (TCV) is specified at 8ppm/°C for the 10kΩ version - ensuring minimal gain drift when VCC is derived from the same source as the ADC reference.
ISL23425WFVZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.2V ~ 5.5V, 1.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 125ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23425WFVZ-TK FAQ
1.How can I place an order for ISL23425WFVZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23425WFVZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23425WFVZ-TK reliable?
The price and inventory of ISL23425WFVZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23425WFVZ-TK is usually 5 days.
3.What payment methods are accepted for ISL23425WFVZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23425WFVZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23425WFVZ-TK?
ISL23425WFVZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23425WFVZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23425WFVZ-TK?
For technical support, including ISL23425WFVZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23425WFVZ-TK requirements.
6.How does Aetrix verify that ISL23425WFVZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL23425WFVZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23425WFVZ-TK meets industry standards.
7.What is the process for return or replacement of ISL23425WFVZ-TK?
All ISL23425WFVZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL23425WFVZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23425WFVZ-TK part is unused and in its original packaging.
Return procedure for ISL23425WFVZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23425WFVZ-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

