Renesas ISL23710WIU10Z-T
- Part No.:
- ISL23710WIU10Z-T
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL23710WIU10Z-T.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL23710WIU10Z-T from Renesas (formerly Intersil) is a volatile digitally controlled potentiometer (XDCP™) with 128-tap resolution, ±10 kΩ end-to-end resistance, and Up/Down serial interface. It operates from dual supplies (VCC = 2.7–5.5 V, V− = −2.7 to −5.5 V), supports ±3 V or ±5 V terminal voltage ranges, and resets to midscale (tap 64) on power-up. It is used for precision bias trimming in analog signal chains and amplifier feedback networks.
For engineers reviewing the ISL23710WIU10Z-T datasheet, ISL23710WIU10Z-T pinout, ISL23710WIU10Z-T application, or ISL23710WIU10Z-T equivalent, this page delivers verified specifications, validated pin functions, real-world use cases in industrial control and sensor conditioning, and confirmed alternative parts with documented functional trade-offs.
Technical Context
The ISL23710WIU10Z-T implements a 127-element resistor ladder with CMOS wiper switches controlled by a 7-bit up/down counter. Wiper position is set via asynchronous edge-triggered INC input, direction selected by U/D, and device enabled by active-low CS - forming a true 3-wire digital interface without clocks or address lines.
Its ratiometric temperature coefficient is ±4 ppm/°C over −40°C to +85°C, and total resistance tempco is ±50 ppm/°C. Wiper resistance is 70 Ω typical at VCC = 3.3 V, and the device features wiper locking (via CS high after INC high) and volatile storage with no EEPROM or nonvolatile memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 10 kΩ ±20% - defines maximum adjustable range in voltage divider or variable resistor configurations. |
| Wiper Resolution | 128 taps (7-bit) - enables 0.78% step resolution across full resistance range for fine analog tuning. |
| Supply Range | VCC = 2.7–5.5 V; V− = −2.7 to −5.5 V - supports bipolar operation for AC-coupled or dual-supply systems. |
| Wiper Tempco (Ratiometric) | ±4 ppm/°C - ensures stable voltage division ratio over temperature, critical for precision reference scaling. |
| Standby Current | 500 nA max at VCC = 5.5 V - enables ultra-low-power retention in battery-backed or energy-sensitive designs. |
| Wiper Resistance | 70 Ω typical at VCC = 3.3 V - limits loading error when driving high-impedance nodes like op-amp inputs. |
| INL / DNL | ±1 LSB / ±0.5 LSB - guarantees monotonicity and predictable linearity in closed-loop calibration routines. |
Pinout & Package
ISL23710WIU10Z-T is housed in a Pb-free 10-lead MSOP package (JEDEC MO-187BA, pkg drawing M10.118), 3.0 mm × 4.8 mm footprint, 0.5 mm pitch, with exposed pad not connected internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (U/D) | Direction control input | Logic level selects wiper increment (U/D = LOW) or decrement (U/D = HIGH); no internal pull-up/down. |
| 2 (V−) | Negative supply rail | Bipolar bias rail enabling ±3 V or ±5 V terminal swing; must be stable before CS/INC activation. |
| 3 (GND) | Digital ground reference | Reference for logic inputs (CS, U/D, INC); separate from analog ground unless system design permits common connection. |
| 4 (CS) | Chip select enable | Active-low enable: wiper moves only when CS = LOW; CS HIGH after INC HIGH locks wiper position. |
| 5 (NC) | No-connect terminal | Internally unconnected; must remain floating - no external tie or routing permitted. |
| 6 (RH) | High-side fixed terminal | One end of resistor array; voltage polarity relative to RL depends on external circuit, not internal labeling. |
| 7 (RW) | Wiper output terminal | Movable tap point; connects to single resistor node at any time (make-before-break switching). |
| 8 (RL) | Low-side fixed terminal | Other end of resistor array; forms complete potentiometer with RH and RW; bidirectional current capable. |
| 9 (VCC) | Positive supply rail | Logic and analog core supply; VPOR = 2.5 V minimum for reliable power-on reset to tap 64. |
| 10 (INC) | Increment clock input | Negative-edge triggered; each falling edge advances wiper one tap in direction set by U/D state. |
Key Features
| Feature | Design Value |
|---|---|
| Volatile wiper register with lock | Wiper resets to midscale (64) at power-up and can be frozen mid-operation via CS timing - prevents unintended drift during firmware boot. |
| True bipolar terminal voltage support | Operates with RH and RL biased between V− and VCC - enables AC signal attenuation, offset adjustment, and dual-supply amplifier gain control. |
| Ultra-low standby current | 500 nA max at 5.5 V - allows integration into always-on sensor front-ends without compromising battery life. |
| Monotonic 128-tap performance | DNL ≤ ±0.5 LSB across all taps - ensures predictable step response in closed-loop auto-calibration systems. |
| Ratiometric tempco of ±4 ppm/°C | Maintains stable voltage division ratio over −40°C to +85°C - critical for reference scaling in precision ADC drivers. |
Applications
| Industrial Sensor Calibration | Programmable Gain Amplifier |
|---|---|
|
Use Scenario: Trimming offset and span in 4–20 mA transmitter circuits using RTD or strain gauge sensors. IC Role / Device Role / Timing Role: Two-terminal variable resistor setting DC bias in instrumentation amplifier feedback path. Use Value: Enables field recalibration without hardware change; ±20% RTOTAL tolerance accommodates batch resistor variation while maintaining 128-step resolution. |
Use Scenario: Adjusting closed-loop gain of a dual-supply op-amp driving an anti-aliasing filter in data acquisition modules. IC Role / Device Role / Timing Role: Three-terminal potentiometer configuring gain-setting network with RH at VCC, RL at V−, and RW feeding op-amp inverting input. Use Value: Supports ±5 V terminal swing matching op-amp rails; ±4 ppm/°C ratiometric tempco preserves gain accuracy across industrial temperature range. |
| Laser Diode Bias Control | Audio Channel Balance |
|
Use Scenario: Fine-tuning bias current in telecom laser diode driver ICs requiring stable, low-drift current sources. IC Role / Device Role / Timing Role: Variable resistor in DAC-output buffer loop controlling base current of PNP pass transistor. Use Value: 70 Ω typical wiper resistance minimizes injection error into high-gain current mirror; volatile storage avoids unsafe startup conditions. |
Use Scenario: Implementing digital volume control in professional audio mixers with discrete op-amp stages. IC Role / Device Role / Timing Role: Voltage divider between left/right channel signals, with RW feeding summing node to adjust balance ratio. Use Value: Make-before-break switching eliminates audible clicks during adjustment; 128-tap resolution provides <0.5 dB step granularity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| X9015IST1I-2.7 | Nonvolatile EEPROM storage; 100 kΩ nominal resistance; SPI interface; 5-lead SOT-23 package. | Retains last wiper position after power cycle; unsuitable for applications requiring guaranteed midscale start-up. | Select when persistent settings outweigh need for power-on reset behavior. |
| AD5170BRMZ-10 | I²C interface; 10 kΩ resistance; 64-tap resolution; ±20% RTOTAL tolerance; 10-lead MSOP package. | Lacks bipolar supply support (VSS = GND only); lower resolution reduces trimming granularity in precision bias loops. | Choose for I²C-bus systems where dual-supply operation is unnecessary and board space matches MSOP footprint. |
Compared with ISL23710WIU10Z-T, X9015IST1I-2.7 offers nonvolatile retention but sacrifices guaranteed midscale initialization and bipolar voltage capability, while AD5170BRMZ-10 simplifies bus integration at the cost of resolution and analog operating range - making ISL23710WIU10Z-T optimal for reset-critical, dual-rail analog trimming.
Availability
ISL23710WIU10Z-T is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable gain amplifiers, laser diode bias control, and audio channel balance applications requiring stable component supply, RoHS-compliant packaging, and long-term obsolescence management.
Supply support for ISL23710WIU10Z-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains its precision analog portfolio, emphasizing high-reliability industrial and automotive signal-conditioning solutions.
The ISL23710WIU10Z-T belongs to Intersil's XDCP™ family of volatile digital potentiometers, designed specifically for applications demanding repeatable power-on behavior, bipolar operation, and minimal wiper-induced noise in analog feedback paths.
FAQ
What is the power-on behavior of the ISL23710WIU10Z-T?
The ISL23710WIU10Z-T resets its wiper to midscale (tap 64) on power-up when VCC exceeds 2.5 V (VPOR). This behavior is guaranteed by internal power-on reset circuitry and requires CS and INC to be high before or concurrently with VCC ramp-up to prevent spurious movement. The wiper remains at tap 64 until first INC edge is applied, ensuring deterministic startup in safety-critical analog loops.
Does the ISL23710WIU10Z-T support true bipolar operation?
Yes, the ISL23710WIU10Z-T supports true bipolar terminal voltages: RH and RL can be biased anywhere between V− (−2.7 V to −5.5 V) and VCC (2.7 V to 5.5 V), enabling ±3 V or ±5 V swing. This allows direct use in AC-coupled attenuators, dual-supply op-amp gain networks, and offset-adjust circuits without level-shifting components.
Can the ISL23710WIU10Z-T wiper position be locked during operation?
Yes - the ISL23710WIU10Z-T supports wiper locking: assert CS HIGH after a HIGH-to-LOW transition on INC. Once locked, further INC or U/D activity has no effect until power cycle. This prevents accidental repositioning during firmware execution or ESD events, and is distinct from standby mode (where CS = HIGH but INC inactive).
What is the maximum allowable voltage difference between RH and RL terminals?
The absolute maximum voltage difference ΔV = |V(RH) − V(RL)| for the ISL23710WIU10Z-T is 12 V. This limit applies regardless of individual terminal bias points, provided both remain within the V− to VCC range. Exceeding 12 V risks irreversible damage to the internal resistor array or wiper switches.
Is the ISL23710WIU10Z-T pin-compatible with other Intersil XDCP devices?
No - the ISL23710WIU10Z-T uses a unique 10-lead MSOP pinout optimized for Up/Down interface. Devices like ISL22316 (I²C) or ISL23328 (dual pot) have different pin assignments and cannot be substituted without PCB revision. Pin compatibility is not claimed in the FN6126 datasheet or Renesas documentation.
ISL23710WIU10Z-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±50ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL23710WIU10Z-T FAQ
1.How can I place an order for ISL23710WIU10Z-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL23710WIU10Z-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL23710WIU10Z-T reliable?
The price and inventory of ISL23710WIU10Z-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL23710WIU10Z-T is usually 5 days.
3.What payment methods are accepted for ISL23710WIU10Z-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL23710WIU10Z-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL23710WIU10Z-T?
ISL23710WIU10Z-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL23710WIU10Z-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL23710WIU10Z-T?
For technical support, including ISL23710WIU10Z-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL23710WIU10Z-T requirements.
6.How does Aetrix verify that ISL23710WIU10Z-T is sourced from the original manufacturer or authorized distributors?
All ISL23710WIU10Z-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL23710WIU10Z-T meets industry standards.
7.What is the process for return or replacement of ISL23710WIU10Z-T?
All ISL23710WIU10Z-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL23710WIU10Z-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL23710WIU10Z-T part is unused and in its original packaging.
Return procedure for ISL23710WIU10Z-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL23710WIU10Z-T Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

