Renesas ISL28635FVZ
- Part No.:
- ISL28635FVZ
- Manufacturer:
- Renesas
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL28635FVZ.pdf
- Description:
- IC OPAMP ZER-DRIFT 1CIRC 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:669
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL28635FVZ from Renesas is a 5V, rail-to-rail input/output, zero-drift programmable gain instrumentation amplifier (PGIA) with differential output, 9-pin-selectable gains (G = 1 to 1000), 2.3MHz gain bandwidth, and ±5µV max input offset voltage over –40°C to +125°C. It interfaces directly with differential-input ADCs via its REF pin for common-mode voltage control and supports precision bridge sensor signal conditioning in industrial weighing and flow measurement systems.
For engineers reviewing the ISL28635FVZ datasheet, ISL28635FVZ pinout, ISL28635FVZ application, or ISL28635FVZ equivalent, this device delivers verified low-noise (0.4µVP-P, 0.1Hz–10Hz), high CMRR (138dB at G=100), and <0.4% max gain error across all gains - critical for high-accuracy sensor front-ends requiring stable performance across wide temperature ranges.
Technical Context
The ISL28635FVZ implements a three-op-amp PGIA architecture with separate gain-stage outputs (VA+, VA–) and a dedicated differential output stage (OUTA+, OUTA–). Its 2-bit logic interface (G0/G1) enables deterministic gain selection without external resistors or digital communication protocols.
Unlike the single-ended ISL2853x family, the ISL28635FVZ omits the uncommitted auxiliary op amp and instead integrates a high-impedance (≥10GΩ) REF input to set differential output common-mode voltage - enabling seamless interfacing with 16–24-bit delta-sigma ADCs such as the ISL26104 and ISL26313 referenced in application schematics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.5V to 5.5V single supply or ±1.25V to ±2.75V dual supply - supports low-voltage battery-powered and industrial 5V systems. |
| Input Offset Voltage | ±5µV max (–40°C to +125°C) - enables sub-0.01% accuracy in mV-level bridge outputs without calibration. |
| Gain Error | <0.4% max across G = 1 to 1000 - eliminates need for per-gain trimming in multi-range data acquisition. |
| CMRR | 138dB at G = 100 - rejects common-mode noise from long sensor cables in noisy factory environments. |
| Gain Bandwidth | 2.3MHz at G ≥ 10 - supports >100ksps sampling of fast transient pressure or strain events. |
| Input Noise | 0.4µVP-P (0.1Hz–10Hz) - preserves resolution in DC-coupled biometric and load cell applications. |
| Operating Temp | –40°C to +125°C - qualified for under-hood automotive, industrial motor control, and downhole sensing. |
Pinout & Package
ISL28635FVZ is housed in a 14-lead TSSOP package (RoHS-compliant, M14.173 drawing), with exposed pad thermal enhancement and 0.65mm lead pitch. Pin 13 (DNC) must float; pins 8 and 9 are no-connect.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| G0, G1 | Gain control logic inputs | 2-bit interface selecting 9 discrete gains; internal 100kΩ pull-up/pull-down enables Z-state for high-impedance hold. |
| INA+, INA– | Differential input terminals | Rail-to-rail input range supports direct connection to Wheatstone bridges with VCM up to (V+) – 0.1V. |
| OUTA+, OUTA– | Differential output terminals | Deliver fully balanced, low-noise output referenced to externally set common-mode voltage on REF pin. |
| REF | Reference voltage input | High-Z (≥10GΩ) input sets common-mode level of differential output - matches ADC reference domains without level-shifting circuitry. |
| V+, V– | Power supply terminals | Support single- or dual-supply operation; V– may be grounded or negative - critical for bipolar sensor signal handling. |
| VA+, VA– | Gain-stage outputs | Accessible internal nodes allow external filtering or secondary gain stages; not required for basic operation. |
Key Features
| Feature | Design Value |
|---|---|
| 9 programmable gain settings | Pin-strapped G0/G1 logic enables deterministic, glitch-free gain switching in <1µs - avoids software overhead in real-time control loops. |
| Rail-to-rail I/O | Full dynamic range utilization from V– to V+ on both inputs and outputs - maximizes SNR when using low-voltage supplies like 2.5V or 3.3V. |
| Zero-drift architecture | Chopper-stabilized design achieves ±50nV/°C max input offset drift - maintains calibration stability over temperature without periodic nulling. |
| RFI-filtered inputs | Integrated EMI rejection circuitry suppresses high-frequency interference from switch-mode power supplies and RF transceivers. |
| Differential output with REF pin | Eliminates need for external resistor networks to bias ADC inputs - reduces component count and layout sensitivity in high-resolution DAQ designs. |
Applications
| Pressure Transducer Interface | Strain Gauge Readout |
|---|---|
Use Scenario: Amplifying low-level mV output from silicon piezoresistive pressure sensors in HVAC and industrial process control. IC Role / Device Role / Timing Role: Precision PGIA front-end with G = 100–500, rejecting common-mode noise from shared 24V power rails and long cable runs. Use Value: 138dB CMRR and 0.4µVP-P noise preserve 16-bit effective resolution without post-acquisition filtering. | Use Scenario: Reading full-bridge strain gauges in weigh scales and structural health monitoring systems. IC Role / Device Role / Timing Role: Differential-output PGIA driving 24-bit sigma-delta ADC (e.g., ISL26104), with REF pin tied to ADC reference to eliminate common-mode mismatch errors. Use Value: <0.4% gain error across G = 10–1000 enables auto-ranging without gain-dependent calibration tables. |
| Flow Sensor Signal Chain | Biometric ECG Front-End |
Use Scenario: Conditioning output from thermal mass flow sensors where microvolt-level ΔT signals require high gain and low drift. IC Role / Device Role / Timing Role: Zero-drift PGIA with G = 500–1000, operating from 3.3V supply, delivering rail-to-rail output to SAR ADC. Use Value: ±5µV max VOS and 50nV/°C drift ensure <0.02% full-scale error over –25°C to +85°C ambient range. | Use Scenario: Amplifying low-amplitude, high-impedance ECG electrode signals in portable patient monitors. IC Role / Device Role / Timing Role: Differential-output PGIA with RFI-filtered inputs rejecting 50/60Hz mains interference and RF coupling from nearby wireless modules. Use Value: 10GΩ REF input impedance prevents loading of precision voltage references used for ADC biasing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8253ARMZ | Single-ended output; includes SPI interface and internal oscillator; 10MHz GBW but higher 12.5nV/√Hz noise at 1kHz. | Requires external ADC driver for differential inputs; better suited for high-speed, digitally controlled gain switching. | Select AD8253ARMZ when SPI-based gain reconfiguration and >5MHz bandwidth are required; avoid when differential ADC interface or ultra-low 0.1–10Hz noise is mandatory. |
| LTC6915CMS8#PBF | Single-ended output; 10-bit SPI-controlled gain (1–488); 2.5MHz GBW; 120dB CMRR at G=100; no REF pin. | Needs external level-shifting for differential ADCs; lower CMRR limits noise rejection in high-EMI environments. | Select LTC6915CMS8#PBF for fine-grained digital gain control in moderate-noise environments; avoid when REF-based common-mode alignment or >130dB CMRR is needed. |
Compared with AD8253ARMZ and LTC6915CMS8#PBF, the ISL28635FVZ uniquely provides pin-selectable differential output with integrated REF biasing - eliminating external components for ADC interfacing while delivering superior low-frequency noise and CMRR for high-precision industrial and medical sensor systems.
Availability
ISL28635FVZ is available at Aetrix Electronics and suitable for pressure transducers, strain gauge readout, and flow sensor signal chains requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for ISL28635FVZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The ISL28635FVZ belongs to Renesas' precision analog portfolio designed specifically for high-accuracy sensor signal conditioning - emphasizing zero-drift performance, rail-to-rail operation, and robust EMC behavior in harsh industrial environments.
FAQ
What is the maximum gain error specification for ISL28635FVZ across all gain settings?
The ISL28635FVZ has a maximum gain error of <0.4% across all nine gain settings (G = 1 to 1000), with tighter limits for lower gains (e.g., ±0.20% for G = 1–50). This is specified over the full –40°C to +125°C temperature range and eliminates the need for per-gain calibration in multi-range data acquisition systems using the ISL28635FVZ.
Does ISL28635FVZ include an uncommitted operational amplifier like the ISL28535FVZ?
No, the ISL28635FVZ does not include an uncommitted op amp. Per Table 1 in the FN8364 datasheet, only the ISL2853x series (single-ended output) features this auxiliary amplifier. The ISL28635FVZ is optimized for differential output applications and replaces that function with a high-impedance REF pin for common-mode voltage control - a key distinction confirmed in the Pin Descriptions and Applications Information sections of the ISL28635FVZ datasheet.
What is the purpose of the VA+ and VA– pins on ISL28635FVZ?
The VA+ and VA– pins on the ISL28635FVZ expose the outputs of the internal gain-stage amplifiers. These nodes are accessible for external filtering, additional gain stages, or diagnostic monitoring. They are not required for basic operation but provide design flexibility - for example, adding RC filters between VA+ and OUTA+ to reduce high-frequency noise before the final differential output stage of the ISL28635FVZ.
Can ISL28635FVZ operate from a 2.5V single supply?
Yes, the ISL28635FVZ is fully specified for 2.5V single-supply operation (V+ = 2.5V, V– = 0V), with rail-to-rail input and output capability, 2.3MHz gain bandwidth at G ≥ 10, and <0.4% gain error maintained across all gains. Electrical specifications on pages 9–12 of FN8364 confirm performance compliance at 2.5V, making the ISL28635FVZ suitable for low-power, battery-operated sensor nodes.
How does the REF pin function in ISL28635FVZ differential output configuration?
The REF pin on the ISL28635FVZ sets the common-mode voltage of the differential output pair (OUTA+, OUTA–). With ≥10GΩ input impedance, it accepts a clean reference voltage (e.g., from an ISL21090 or ISL21010) to align the output midpoint precisely with the ADC's common-mode input requirement - eliminating level-shifting resistors and reducing gain/offset errors caused by resistor mismatch in the ISL28635FVZ signal chain.
ISL28635FVZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Zero-Drift
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.8V/µs
- Gain Bandwidth Product:
- 2.3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 50 pA
- Voltage - Input Offset:
- 0.2 µV
- Current - Supply:
- 3mA
- Current - Output / Channel:
- 45 mA
- Voltage - Supply Span (Min):
- 2.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
ISL28635FVZ FAQ
1.How can I place an order for ISL28635FVZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL28635FVZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL28635FVZ reliable?
The price and inventory of ISL28635FVZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL28635FVZ is usually 5 days.
3.What payment methods are accepted for ISL28635FVZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL28635FVZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL28635FVZ?
ISL28635FVZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL28635FVZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL28635FVZ?
For technical support, including ISL28635FVZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL28635FVZ requirements.
6.How does Aetrix verify that ISL28635FVZ is sourced from the original manufacturer or authorized distributors?
All ISL28635FVZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL28635FVZ meets industry standards.
7.What is the process for return or replacement of ISL28635FVZ?
All ISL28635FVZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL28635FVZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL28635FVZ part is unused and in its original packaging.
Return procedure for ISL28635FVZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL28635FVZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

